


MGM GRAND CONFERENCE CENTER

3RD FLOOR DIRECTORY



Poster Area

**Exhibitor &
Coffee Break Area**

Main Lecture Hall

SCHEDULE AT A GLANCE


Time	Sun - May 24	Mon - May 25
8:30		Opening Session 8:30 - 9:00
9:00	Short Course 1 9:00 - 10:00	Plenary Session (2) 9:00 - 10:20
9:30		
10:00	Short Course 2 10:00 - 11:00	Coffee 10:20 - 10:40
10:30		
11:00	Short Course 3 11:00 - 12:00	HV-1 (4) 10:40 - 12:00
11:30		
12:00	Lunch 12:00 - 13:30	Lunch 12:00 - 13:30
12:30		
13:00		
13:30	Short Course 4 13:30 - 14:30	SiC-1 (5) 13:30 - 15:10
14:00		
14:30	Short Course 5 14:30 - 15:30	
15:00		
15:30	Short Course 6 15:30 - 16:30	GaN-1 (5) 15:30 - 17:10
16:00		
16:30		
17:00		
17:30		
18:00		Welcome Reception 18:00 - 20:00
18:30		
19:00		
19:30		

SCHEDULE AT A GLANCE

Time	Tue - May 26	Wed - May 27
8:30	LVT-1 (4) 8:40 - 10:00	HV-2 (4) 8:40 - 10:00
9:00		
9:30		
10:00	Coffee 10:00 - 10:20	Coffee 10:00 - 10:20
10:30	SiC-2 (5) 10:20 - 12:00	Ga203 (5) 10:20 - 12:00
11:00		
11:30		
12:00	Lunch 12:00 - 13:30	Lunch 12:00 - 13:30
12:30		
13:00		
13:30	ICD (4) 13:30 - 14:50	PK (5) 13:30 - 15:10
14:00		
14:30		
15:00	GaN-2 (4) 14:50 - 16:10	Coffee 15:10 - 15:30
15:30		Poster 2 15:30 - 17:00
16:00		
16:30	Poster 1 16:30 - 18:00	
17:00		
17:30		
18:00		
18:30		
19:00		
19:30		Banquet Hall of Fame 19:00 - 22:00

SCHEDULE AT A GLANCE

Time	Thu - May 28
8:30	SiC-3 (4) 8:40 - 10:00
9:00	
9:30	
10:00	Coffee 10:00 - 10:20
10:30	GaN-3 (5) 10:20 - 12:00
11:00	
11:30	
12:00	Lunch 12:00 - 13:30
12:30	
13:00	
13:30	LVT-2 (4) 13:30 - 14:50
14:00	
14:30	
15:00	Closing Session 14:50 - 15:20
15:30	
16:00	
16:30	
17:00	
17:30	
18:00	
18:30	
19:00	
19:30	



Why SiC from Infineon?



Enhanced system longevity and performance –
Above standard quality testing and best in class $R_{DS(on)}$



Faster time-to-market and system support –
29 evaluation boards and reference designs



Accelerated design scalability – Comprehensive portfolio of
9 voltage classes, 7 discrete packages, 6 module housings,
wide $R_{DS(on)}$ ranges



Learn more
www.infineon.com/coolbic-g2



TABLE OF CONTENTS

MGM Grand Conference Center	1
Schedule at a Glance	2
General Chair's Message	9
Organization	10
Organizing Committee	10
Advisory Committee	11
Technical Program Committee	11
General Information	14
Social Events	14
Awards	15
ISPSD Hall of Fame	20
Plenary Talks	23
Short Course	25
Technical Program	29
Partnership Organizations	67
Platinum Sponsors	67
Gold Sponsors	67
Silver Sponsors	67
Exhibitors	68

GENERAL CHAIR'S MESSAGE

Dear Colleagues,

On behalf of the Organizing Committee, it is my privilege to welcome you to the 38th International Symposium on Power Semiconductor Devices and ICs (ISPSD 2026). After a four year international rotation, ISPSD will return to North America in the energetic city of Las Vegas, Nevada on May 24 – 28, 2026. This premier global forum brings together leading researchers, academics, and industry professionals to share groundbreaking advancements, exchange innovative ideas, and shape the future of power semiconductor devices and integrated circuits.

I am very pleased that we can offer the conference as an in-person format to allow the face-to-face engagements that are at the heart of ISPSD 2026. Our program features a specialized short course, distinguished keynote addresses, rigorous technical sessions, and a wonderful social program. These interactions during the technical sessions, questioning results in front of a poster, or lively debates during a social hour—are intended to spark further developments in our field.

The conference location, Las Vegas, is routinely ranked as one of the top locations for conferences in the world. Its central location with a major international airport, will make it easily accessible for all of our global attendees. Beyond logistics, the city has a various range of dining and entertainment, and direct access to amazing natural wonders like the famous Grand Canyon National Park.

As the paper submission format has now changed to a 4-page full paper, please plan your research accordingly to take advantage of this great conference. I look forward to welcoming you to Las Vegas for ISPSD 2026!

Sincerely,

Dr. David Sheridan
General Chairman, ISPSD 2026

ORGANIZATION

ORGANIZING COMMITTEE

General Chair

David Sheridan, *Alpha & Omega Semiconductor, USA*

Past General Chair

Wai Tung Ng, *University of Toronto, Canada*

Technical Program Chair

Sameh Khalil, *Infineon, USA*

Treasurer

Sameer Pendharkar, *Texas Instruments, USA*

Publications Chair

Andy Ritenour, *Western Carolina University, USA*

Short Courses Chair

Victor Veliadis, *North Carolina State University, USA*

Exhibition Chair

Pete Losee, *Onsemi, USA*

Webmaster

Hélène Ma Yang, *University of Toronto, Canada*

ADVISORY COMMITTEE

Gehan Amaratunga, *Cambridge University, UK*
Kevin Chen, *HKUST, Hong Kong, China*
Tat-Sing Paul Chow, *Rensselaer Polytechnic Institute, USA*
Mohamed Darwish, *MaxPower Semiconductor, USA*
Don Disney, *Infineon Technologies, Germany*
Oliver Häberlen, *Infineon Technologies, Austria*
Kimimori Hamada, *Huawei Technologies, Japan*
Nando Kaminski, *University of Bremen, Germany*
Dan Kinzer, *Navitas Semiconductor, USA*
Leo Lorenz, *ECPE, Germany*
Gourab Majumdar, *Mitsubishi Electric, Japan*
Peter Moens, *onsemi, Belgium*
Mutsuhiro Mori, *Waseda University, Japan*
Wai Tung Ng, *University of Toronto, Canada*
Hiromichi Ohashi, *NPERC-J, Japan*
Yasukazu Seki, *Fuji Electric, Japan*
John Shen, *Simon Fraser University, Canada*
Kuang Sheng, *Zhejiang University, China*
M. Ayman Shibib, *Vishay Siliconix, USA*
Johnny Sin, *JSAB Technologies Limited, Hong Kong, China*
Jan Šonský, *InnoScience, Belgium*
Yoshitaka Sugawara, *SiC Power Electronics Network (SPEN), Japan*
Richard K. Williams, *Adventive Technology, USA*

TECHNICAL PROGRAM COMMITTEE

High Voltage Devices (HV)

Category Chair

Karthik Padmanabhan, *Alpha and Omega Semiconductor, USA*

Members

Umamaheswara Reddy Vemulapati, *Hitachi Energy, Switzerland*
Ayanori Gatto, *Mitsubishi Electric, Japan*
Yusuke Yamashita, *Toyota Central R&D Labs, Japan*
Wentao Yang, *Huawei Technologies, China*
Tanya Trajković, *Camutronics, UK*
Craig Fisher, *Vishay, UK*
Ming Qiao, *UESTC, China*
Kota Ohi, *Fuji Electric, Japan*

Low Voltage Devices and Power IC Device Technology (LVT)

Category Chair

Xin Lin, *NXP Semiconductors, USA*

Members

Yusuke Kobayashi, *Toshiba Electronic Devices & Storage, Japan*

Raffaella Roggero, *STMicroelectronics, Italy*

Jaehyun Yoo, *Samsung Electronics, Korea*

Steven Thomas Peake, *Nexperia, UK*

KwangYoung Ko, *DB HiTek, Korea*

Tanuj Saxena, *onsemi, USA*

Kuo-Ming Wu, *TSMC, Taiwan*

Atsushi Sakai, *Renesas Electronics, Japan*

Power IC Design (ICD)

Category Chair

Wei-Jia Zhang, *HKUST, Hong Kong, China*

Members

Jingshu Yu, *Intel, USA*

Bruno Allard, *INSA Lyon, Ampère-lab, France*

Sandro Rossi, *STMicroelectronics, Italy*

Siyang Liu, *Southeast University, China*

Dev Alok Girdhar, *Renesas Electronics America, USA*

Makoto Takamiya, *The University of Tokyo, Japan*

Leon Meng Wang, *Omnivision Semiconductor, China*

GaN and Nitride-based Compound Materials: Device and Technology (GaN)

Category Chair

Dong Seup Lee, *Texas Instruments, USA*

Members

Lan Wei, *University of Waterloo, Canada*

Oliver Hilt, *Ferdinand-Braun-Institut, Berlin, Germany*

Akira Nakajima, *AIST, Japan*

Hiroyuki Handa, *Panasonic Holdings, Japan*

Benoit Bakeroort, *IMEC and Ghent University, Belgium*

Robert Kaplar, *Sandia National Laboratory, USA*

Na Ren, *Zhejiang University, China*

Roy K.-Y. Wong, *National Tsing Hua University, Taiwan*

Shyh-Chiang Shen, *Vanguard International Semiconductor, Taiwan*

Hong Zhou, *Xidian University, China*

Yasuhiro Uemoto, *Infineon Technologies, Japan*

SiC and Other Materials: Device and Technology (SiC)

Category Chair

Alexander Bolotnikov, *onsemi, USA*

Members

Jeff Joohyung Kim, *Wolfspeed, USA*

Song Bai, *Nanjing Electronic Device Institute, China*

Ivana Kovacevic, *ETH Zurich, Switzerland*

Teruyuki Ohashi, *Toshiba, Japan*

Takaaki Tominaga, *Mitsubishi Electric, Japan*

Rudolf Elpelt, *Infineon Technologies AG, Germany*

Rahul Potera, *Alpha & Omega Semiconductor, USA*

Haruka Shimizu, *Hitachi, Japan*

Shinsuke Harada, *AIST, Japan*

Kung-Yen Lee, *National Taiwan University, Taiwan*

Michele Riccio, *University of Naples Federico II, Italy*

Cheng-Tyng Yen, *Fast SiC Semiconductor, Taiwan*

Module and Packaging Technologies: System Integration in Package (PK)

Category Chair

Emre Gurpinar, *Joby Aviation, USA*

Members

Koji Nishi, *Ashikaga University, Japan*

Xavier Jorda, *IMB-CNM, Spain*

Chris Bailey, *Arizona State University, USA*

Makoto Shibuya, *Texas Instruments, Japan*

Felix Hoffmann, *Semikron-Danfoss, Germany*

Elena Mengotti, *ABB Research Center, Switzerland*

Han Peng, *Hauzhong University of Science and Technology, China*

GENERAL INFORMATION

Conference Venue

MGM Grand Conference Center
4701 Koval Ln, Las Vegas, NV 89109
<https://www.mgmgrand.com/>

Recording and Photography Policy

IEEE policy **prohibits** video recording or photographing of presentations unless permission from the presenter is obtained in advance. Photographing of people or social events is permitted.

SOCIAL EVENTS

Monday Welcome Reception

Date & Time: Monday, May 25, 18:00–20:00
Venue: MGM Conference Center – 3rd Floor - Chairman’s Ballroom
Included in registration fee

Banquet

Date & Time: Wednesday, May 27, 19:00–22:00
Venue: MGM Conference Center – 3rd Floor – Premier Pre-Function
Entertainment: Magician Lou Serrano
Included in registration fee



About Lou Serrano: Lou Serrano is a corporate magician and mentalist who performs for conferences, leadership meetings, and corporate events around the world. His performances combine sophisticated magic, interactive mind reading, and comedy to create unforgettable shared experiences for audiences of all sizes. Known for engaging even the most analytical minds, Lou’s performances spark curiosity, laughter, and genuine astonishment, leaving audiences talking long after the event ends.

AWARDS

ISPSD2025 Ohmi Best Paper Award

GaN/SiC-Based Polarization Superjunction Hybrid HEMTs (PSJ-hyHEMTs) on Vicinal Off-Angle SiC


Akira Nakajima*, Hirohisa Hirai, Yoshinao Miura,
Kazutoshi Kojima, Tomohisa Kato, and Shinsuke Harada
Advanced Power Electronics Research Center (ADPERC), National
Institute of Advanced Industrial Science and Technology (AIST),
Tsukuba, Ibaraki, Japan

Abstract:

GaN/SiC-based Polarization Superjunction hybrid HEMTs (PSJ-hyHEMTs) have been demonstrated. The PSJ-hyHEMTs were fabricated on 4-inch SiC substrates with a vicinal off-angle (0.65° off) to reconcile the crystal growth of both GaN and SiC. The avalanche breakdown voltage of the SiC-based body PiN diodes was designed at 1.2 kV by TCAD. GaN-based PSJ-HEMTs were monolithically integrated on top of the SiC diodes. The fabricated GaN/SiC-based PSJ-hyHEMTs show normally-off operation with threshold voltage of 0.5 V, low-specific on-resistance of $24 \Omega \cdot \text{mm}$, and non-destructive avalanche breakdown at 1.2 kV. These fusion technologies of GaN and SiC could be promising candidates as next-generation devices beyond current GaN and SiC devices.



Akira Nakajima received his B.E., M.E., and Ph.D. degrees from Toyohashi Institute of Technology in 2000, 2002, and 2005, respectively. He joined the National Institute of Advanced Industrial Science and Technology (AIST) in 2005, where he has been engaged in research on power semiconductor devices. From 2009 to 2011, he was a Newton International Fellow at the University of Sheffield. Since 2011, he has been serving as a Senior Researcher at AIST. He is currently focused on the development of GaN-based power ICs and the integration of GaN and SiC power device technologies.



Hirohisa Hirai received his B.E., M.E., and Ph.D. degrees in the Department of Materials Engineering, from the University of Tokyo, Japan, in 2013, 2015, and 2018, respectively. Since 2018, he has been with the Advanced Power Electronics Research Center at AIST. His research interests include MOS interface engineering, MOSFET development, and heterogeneous integration of widegap semiconductor devices.



Yoshinao Miura received the B.E. and M.E. degrees in the University of Tokyo, in 1988 and 1990, respectively. In 1990, he joined NEC Corporation and engaged in the fields of material characterization for Si devices and development of power devices. In 2006, he received the Ph.D. degree from the University of Tokyo. Since 2018, he has been working in the National Institute of Advanced Industrial Science and Technology (AIST). His research interest includes nitride power devices.



Kazutoshi Kojima received his Ph.D. in materials science from the University of Tsukuba in 1997. He began research and development on 3C-SiC epitaxial growth technology at JAEA (currently QST) in the same year. In 2000, he shifted his R&D focus from 3C-SiC to 4H-SiC at the National Institute of Advanced Industrial Science and Technology (AIST), where he has continued to work on 4H-SiC epitaxial growth technology for over 25 years.



Tomohisa Kato obtained his PhD in Materials Engineering from Nagoya Institute of Technology in 1999. From April 1999, he worked at the National Institute of Advanced Industrial Science and Technology (AIST), developing SiC single crystal growth and wafer processing technologies. He served as Wafer Theme Leader for two NEDO projects in 2010 and 2014, and has overseen SiC wafer development within the TPEC consortium since 2019.



Shinsuke Harada received the B.S., M.S., and Ph.D. degrees in materials science and engineering from Kyushu university, Fukuoka, Japan, in 1995, 1997, and 2000. He is currently a deputy director of Advanced Power Electronics Research Center of National Institute of Advanced Industrial Science and Technology (AIST) in Japan. His current research interests include SiC power devices development such as MOSFET, superjunction, IGBT, power IC, and hybrid devices with GaN.

ISPSD2025

Charitat Young Researcher Award

First Demonstration of a Fully-Vertical GaN Power finFET with Direct Optical Triggering

Jung-Han Hsia^{1*}, Joshua Andrew Perozek¹,
Joseph Park², and Tomas Palacios^{1*}

¹Microsystems Technology Laboratories,
Massachusetts Institute of Technology, Cambridge, MA, USA

²MIT Lincoln Laboratory, Lexington, MA, USA

Abstract:

Optically controlled power devices hold immense promise for enabling next-generation high-voltage systems with enhanced performance and simplified architectures. In this work, we present a fully vertical, optically triggered GaN finFET directly driven by a UV LED. The device achieves a remarkable optical gain of $R > 10^4$ A/W, a robust current on-off ratio of $I_{\text{on}}/I_{\text{off}} > 10^7$, and a low specific on-resistance of $R_{\text{on,sp}} = 60$ m Ω cm² under an optical power density as low as $P_{\text{LED}} = 17$ mW/cm². Furthermore, it demonstrates an off-state breakdown voltage $BV > 600$ V. A single, large area device with $R_{\text{on}} = 2.6\Omega$ was also successfully demonstrated. These results highlight the significant potential of this device to mitigate electromagnetic interference (EMI) and simplify gate driver design in high-voltage electronics, paving the way for cost effective, high-efficiency optically controlled power systems with innovative topologies.



Jung-Han Hsia received the B.S. in Materials Science and Engineering from the University of California, Berkeley, in 2021, and the M.S. in Electrical Engineering and Computer Science from the Massachusetts Institute of Technology (MIT) in 2023. She is currently a Ph.D. candidate in Electrical Engineering and Computer Science at MIT. Her research interests include GaN power semiconductor devices, device modeling, and advanced semiconductor fabrication and integration technologies.

ISPSD2025

Best Poster Award

Low ON-Resistance Vertical GaN-on-GaN Trench MIS-FET with Small Temperature Dependence

Zaitian Han, Hao Zhang, Shibing Long and Shu Yang*

School of Microelectronics,
University of Science and Technology of China,
Hefei, China

Abstract:

In this work, we demonstrate a high-performance normally-off vertical GaN-on-GaN trench MIS-FET featuring a low ON-resistance and small temperature dependence. The gate trench optimization can effectively suppress surface roughness scattering along the trench sidewall, whereby the inversion channel mobility can be boosted from $70 \text{ cm}^2/\text{V}\cdot\text{s}$ (without gate trench optimization) to $210 \text{ cm}^2/\text{V}\cdot\text{s}$. Thanks to the enhanced channel mobility, the 1.4 kV vertical GaN trench MIS-FET can deliver a low specific ON-resistance ($R_{\text{ON,sp}}$) of $2.0 \text{ m}\Omega\cdot\text{cm}^2$ with a low channel resistance percentage ($R_{\text{ch}}/R_{\text{ON,sp}}$) of $\sim 10\%$, along with a desirably high threshold voltage (V_{TH}) of 3.9 V at room temperature. Furthermore, within a wider temperature range (-75 – 125°C), the vertical GaN MIS-FET can maintain a normally-off operation with a small temperature dependence of V_{TH} and $R_{\text{ON,sp}}$, showing great potential for high-efficiency and high-temperature power electronics applications.



Zaitian Han received the B.E. degree in microelectronics science and engineering from Anhui University, Hefei, China, in 2022. He is currently pursuing the Ph.D. degree with the School of Microelectronics, University of Science and Technology of China, Hefei, China. His current research interests include fabrication and characterization of GaN-based power transistors.



Hao Zhang received the B.E. degree from Hefei University of Technology, Hefei, China, in 2024. He is currently pursuing the M.S. degree with the School of Microelectronics, University of Science and Technology of China, Hefei, China. His research focuses on the design and fabrication of GaN power devices.



Shibing Long is a full professor at the School of Microelectronics, University of Science and Technology of China. He received his Ph.D. degree from the Institute of Microelectronics of the Chinese Academy of Sciences in 2005. Then, he worked there from 2005 to 2018 and joined the University of Science and Technology of China in 2018. His research focuses on micro and nanofabrication, RRAM, ultrawide bandgap semiconductor devices (power devices and detectors) and memory circuit design.



Shu Yang is a full professor at the School of Microelectronics, University of Science and Technology of China. She received her B. S. degree from Fudan University, and her Ph.D. degree from the Hong Kong University of Science and Technology (HKUST) with PhD Research Excellence Award. She was a visiting assistant professor at HKUST, a post-doctoral research associate at the University of Cambridge and a professor at Zhejiang University. Her research interests include fabrication, characterization and application-relevant study of GaN-based power devices. Dr. Yang was a recipient of IEEE ISPSD Charitat Young Researcher Award.

ISPSD HALL OF FAME

Michael S. Adler for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Gehan Anil Joseph Amaratunga for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

B. Jayant Baliga for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Xingbi Chen* for his contributions to superjunction power semiconductor devices

Tat-Sing Paul Chow for his contributions to silicon and wide bandgap power semiconductor devices, and his leadership role in organizing ISPSD conferences

Claudio Contiero for his contributions to the proliferation of BCD technologies, and to the ISPSD conferences

Mohamed Darwish for his contributions to the advancement of power semiconductor technology, and his leadership role in organizing ISPSD conferences

Don Disney for contributions to power IC technology, and his leadership role in organizing ISPSD conferences

Taylor R. Efland for his contributions to power IC technology, and his leadership role in organizing ISPSD conferences

Wolfgang Fichtner for his contributions to MOS gated thyristors and TCAD modeling tools, and his leadership role in organizing ISPSD conferences

Peter Friedrichs[†] for his significant and outstanding contribution to the proliferation of SiC power semiconductor devices

Tatsuhiko Fujihira for his contributions to superjunction power semiconductor technologies and industrialization of power semiconductor devices

Oliver Häberlen for his contributions to trench MOSFET and power GaN technology, and for his outstanding leadership in organizing ISPSD 2020 during the pandemic

Kimimori Hamada[†] for his contributions to the development of power semiconductor devices for hybrid electric vehicles and for leadership of ISPSD 2021 conference during the pandemic

Min-Koo Han for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Phil Hower for his contributions to power device safe operating area study and power IC technology

André A. Jaecklin for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Daniel Kinzer for his contributions to power MOSFET technology, and his leadership role in organizing ISPSD conferences

Thomas Laska for his contributions to IGBT technology and devices

Alex Lidow for contributions to silicon and GaN power device technology

Leo Lorenz for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Gourab Majumdar for his contributions to IGBT and intelligent power module technology, and his leadership role in organizing ISPSD conferences

Hiroyuki Matsunami for his contributions to the developments of silicon carbide epitaxial technology and wide bandgap power semiconductor devices

José Millán* for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Peter Moens for his contributions to integrated power technology and GaN power device and reliability, and his leadership role in organizing ISPSD conferences

Mutsuhiro Mori for his contributions to high voltage insulated gate bipolar transistor for traction and high voltage systems, and his leadership role in organizing ISPSD conferences

Akio Nakagawa for his contributions to IGBT and power IC technology

Hiromichi Ohashi for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Tadahiro Ohmi* for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Masahiro Okamura for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

John Palmour* for his contributions to SiC technology and devices

James Plummer for his contributions to MOS-bipolar power devices and power ICs, and for inspiring and training a new generation of device researchers

C. Andre T. Salama for his contributions to power IC technology, and his leadership role in organizing ISPSD conferences

Yasukazu Seki for his contributions to IGBT technology, and his leadership role in organizing ISPSD conferences

John Shen for contributions to high-frequency power MOSFET and leadership role in organizing ISPSD

Kuang Sheng for his contributions to SiC power device technology, and his leadership role in organizing ISPSD conferences

M. Ayman Shibib for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Dieter Silber for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Johnny Sin for his contributions to the design and commercialization of power semiconductor devices and his leadership role in organizing ISPSD conferences

Jan Šonský for his contributions to GaN device technology, and his leadership role in organizing ISPSD conferences

Paolo Spirito for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Yoshitaka Sugawara for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Yoshiyuki Uchida for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

Florin Udrea for inspiring a generation of engineers to excel in power semiconductors and his numerous contributions to the field and to ISPSD

Daisuke Ueda for his work on trench structure MOS devices and GaN devices

Harry Vaes for his contributions to RESURF technology

Jan Vobecký for pushing the limits of diodes and thyristors by carrier lifetime engineering

Carl Frank Wheatley* for his contributions to IGBT and radiation-hard power device technology

Richard K. Williams for his contributions to trench power MOSFET and power IC technology, and his leadership role in organizing ISPSD conferences

Toshiaki Yachi for his contributions to modern power semiconductor technology, and his leadership role in organizing ISPSD conferences

* Deceased member

† New inductees for 2026

PLENARY TALKS

Power Delivery as the Limiting Factor in AI Systems: From Transistor Scaling to Rack-Scale Power Architecture Dr. Ahmed Abou-Alfotouh, *AMD, USA*

Abstract: As AI systems scale from advanced semiconductor nodes to rack-level deployments approaching megawatt power, power delivery has become a primary limiter of performance, efficiency, and reliability. Extreme current densities, shrinking voltage margins, and fast load transients expose fundamental limits of traditional low-voltage and lateral power architectures, creating a growing misalignment between logic scaling and power device evolution. This work examines the system-level breakdown of conventional power delivery approaches and highlights the need for vertical power delivery, higher-voltage distribution, and system-aware power semiconductor design across device, package, board, and infrastructure levels. A renewed research mandate is proposed for the ISPSD community, emphasizing physics-grounded, system-level co-design to enable continued AI performance scaling.

Biography: Dr. Abou-Alfotouh is the chief Power Architect at AMD (Advanced Micro Devices), focusing on datacenter GPU and accelerated processing technologies. He previously held a similar role at NVIDIA and Intel. Ahmed finished his Ph.D. in Power Electronics from University of Kentucky with 26+ Industry experience. He holds patents and has published research on topics such as power converters and semiconductor characterization. He is currently focusing on improving data center power delivery efficiency and density.



Power Electronics Systems for Heavy-Duty Off-Road Vehicles

Dr. Brij Singh, *John Deere, USA*

Abstract: This presentation discusses publicly available information related to vehicle electrification projects at John Deere, highlighting several enabling technologies developed within the company. The scope includes high-power converters based on both silicon (Si) IGBTs and silicon carbide (SiC) MOSFETs, including a 200 kW, 1050 VDC silicon carbide (SiC) dual inverter. The front-end converter architecture, which transforms mechanical power from the vehicle engine into electrical power for the electric powertrain, will be described with a focus on heavy-duty construction and agricultural vehicles. The presentation covers the development and test verification of key technologies that enabled the successful realization of a power-dense (43 kW/L), high-temperature inverter suitable for operation with 115 °C water-ethylene-glycol coolant, while achieving high efficiency (>98% across the entire coolant temperature range). In addition, a brief overview of 700V 100kW soft-switching SiC (S2SiC) inverter technology will be provided.

Biography: Dr. Brij Singh (Fellow IEEE) is John Deere Technical Fellow in Power Electronics Engineering and serving as the Electrification R&D Manager in John Deere USA. He has authored or coauthored 105 research papers, 41 granted US patents, and one trade secret. His current research interests include wide bandgap technologies, power electronics for precision agriculture, vehicles' electrification, electric motor control systems, and power conversion systems. In John Deere, Dr. Singh won three innovation awards and one collaboration award. He also won the 2020 IEEE Power Electronics Emerging Technology Award and has served as the IEEE Power Electronics Society Distinguished Lecturer (PELS DL) for term 2021-2024 and presently serving as the Chair of PELS DL Program. In 2023, US Department of Energy recognized Dr. Singh's outstanding contributions and insightful technical expertise by Distinguished Achievement Award.



SHORT COURSE

Date: Sunday, May 24, 2026, 8:30-16:30

Venue: MGM Grand Conference Center, 3rd Floor, Chairman's Ballroom Rm 364-369

Short Course Chair: Prof. Victor Veliadis, PowerAmerica/NC State, USA

Time	Title	Speaker
09:00-10:00	Lateral GaN Bi-Directional Switch Technology: Target Applications and New Trends	Dr. Kenneth K. Leong
10:00-11:00	Introduction to Silicon Carbide Power Devices: Power MOSFETs and IGBTs	Dr. Sei-Hyung Ryu
11:00-12:00	Advanced Packaging Solutions for Full Exploitation of SiC Power Switches	Prof. Alberto Castellazzi
12:00-13:30	<i>Lunch (provided)</i>	
13:30-14:30	How Active Gate Drivers and Power ICs Improve Power Semiconductor Device Performance	Dr. Nicolas Rouger
14:30-15:30	Ultra-Wide-Bandgap Semiconductors for Next-Generation Power Electronics	Dr. Robert Kaplar
15:30-16:30	Gigawatt AI Data Centers: HVDC Power Delivery and Power Semiconductor Needs	Prof. John Shen

SC1. Lateral GaN Bi-Directional Switch Technology: Target Applications and New Trends

Dr. Kenneth K. Leong, *Infineon, Austria*

Abstract: For the first time since its introduction at ISPSD 2007, the monolithic GaN bi-directional switch was commercially released last year and adopted in the market. However, much about this new power device is still not widely known or well understood. This presentation will dive into the fundamentals of this innovative class of devices, and their unique characteristics and performance advantages. Furthermore, the presentation will highlight target applications, novel circuit topologies, as well as future market trends enabled by bi-directional switches.

SC2. Introduction to Silicon Carbide Power Devices: Power MOSFETs and IGBTs

Dr. Sei-Hyung Ryu, *Wolfspeed, USA*

Abstract: Wide bandgap properties of Silicon carbide (SiC) make SiC devices very attractive for various power switching applications. SiC power devices have lower conduction and switching losses compared to silicon devices, leading to improved energy efficiency while allowing increased power density of the system. In addition, SiC power devices can operate at significantly higher temperatures than silicon devices without compromising performance, which helps reduce system costs due to lower cooling requirements. The high-performance aspect of SiC power devices makes them desirable for various high power applications, which include renewable energy systems and electric vehicles.

This presentation will provide an overview of various SiC power MOSFET structures, which include planar and trench MOSFETs. A discussion on how SiC power devices differ from silicon devices will be provided. Challenges in SiC power MOSFET optimization for mainstream applications as well as ultra-high voltage applications will be discussed. Advanced structures such as Super Junction MOSFETs and high voltage IGBTs will also be discussed.

SC3. Advanced Packaging Solutions for Full Exploitation of SiC Power Switches

Prof. Alberto Castellazzi, *Kyoto University of Advanced Science, Japan*

Abstract: SiC power MOSFETs have by now become a commercial reality, receiving interest as an alternative to Si IGBTs from application domains as diverse as air conditioning, renewable energies, transportation and industrial machinery. Packaging plays a pivotal role in enabling the full exploitation of the superior characteristics of SiC to yield major and partly disruptive progress in system-level functionality, efficiency, power density and electro-magnetic signature. And the packaging solutions developed over time for Si IGBTs cannot be directly transferred to SiC MOSFETs: innovative bespoke concepts are required. This tutorial will review the operational features of two key switch architectures, half-bridge and bi-directional switches, and discuss modular packaging concepts featuring reduced parasitic capacitance and inductance, high-temperature and high-vibration withstand capability.

SC4. How Active Gate Drivers and Power ICs Improve Power Semiconductor Device Performance

Dr. Nicolas Rouger, *Université de Toulouse, France*

Abstract: New generations of power semiconductor devices are pushing towards higher efficiency, robustness and performance/cost ratio. To make the most from these power devices at system-level, it is essential to understand the close interactions between gate drivers and power

transistors within the power commutation cell. This short course begins by reviewing the state of the art and competing approaches in integrated circuits for gate driver applications. We will then analyze a simple, yet effective, example to highlight both the limitations and opportunities offered by tunable and more flexible gate drivers. Following this introduction, the focus will be on smart gate drivers and their role in improving the performance and reliability of power semiconductor devices, covering key aspects such as active switching control, and the possible benefits of smart gate drivers in power semiconductor design. We will also explore tunability, the challenges of driving parallel devices of the same or complementary technologies, and active control of reverse conduction, all while emphasizing the balance between complexity, performance, and functionality. Finally, the course will conclude by examining how to move beyond traditional trade-offs through releasing some design constraints at the power device level thanks to optimal active gate drivers.

SC5. Ultra-Wide-Bandgap Semiconductors for Next-Generation Power Electronics

Dr. Robert Kaplar, *Sandia National Laboratories, USA*

Abstract: The ultra-wide-bandgap (UWBG) materials such as AlGaN/AlN, Ga₂O₃, diamond, cubic BN, and others represent the next step in the evolution of semiconductor physics and devices. For power electronics, the anticipated high breakdown electric field of these semiconductors, which is believed to scale roughly with the square of the bandgap, is expected to provide performance advantages over SiC and GaN in much the same way that SiC and GaN have surpassed the performance of Si. However, arguments based on standard metrics such as the Baliga figure of merit are oversimplified, in part due to assumptions that are not satisfied for UWBG materials such as complete ionization of impurity dopants, and a more nuanced analysis is required. This tutorial will provide an overview of the key physical properties of the UWBG semiconductors, and how they contribute to anticipated performance benefits for power electronics based on a more realistic analysis of switch-mode operating conditions. The key challenges associated with the growth and processing of UWBG materials will be presented, such as the quality and availability of suitable substrates, effectively controlling conductivity by impurity doping or other means such as polarization doping, the fabrication of low-resistance ohmic contacts, the synthesis of low-defect-density semiconductor-dielectric interfaces, and bulk and interfacial electronic and thermal transport. The significant progress that has been made over the past several years on these challenges for the primary UWBG semiconductors will be reviewed, and the impact of this progress on practical device structures will be evaluated. Additionally, still-newer emerging UWBG semiconductors will be surveyed. Finally, an overview of the power conversion applications that may motivate the maturation and commercialization of UWBG devices will be given.

SC6. Gigawatt AI Data Centers: HVDC Power Delivery and Power Semiconductor Needs

Prof. John Shen, *Simon Fraser University, BC, Canada*

Abstract: Gigawatt-scale AI data centers are being constructed or planned to meet the ever-increasing demand of Large Language Model (LLM) training and inferencing. DC power is proposed again to replace AC for delivering power from the grid to the GPU racks more efficiently. Nvidia and Open Computing Project (OCP) both advocated 800V HVDC solution in 2025 to address the challenge of power transmission efficiency and limited space for large power cables/busses associated with AC. This new mandate has created new business opportunities for the power electronics and power semiconductor industry. However, the challenges that kept the theoretically advantageous DC power from being adopted into medium- or low-voltage power grids, including 380VDC data centers in the early 2010s remain to be addressed. It is of ultimate importance to provide fault-proof and redundant power to each of the mission-critical GPU rack (~1MW). This talk will review the power distribution architectures, new power electronic blocks, and power semiconductor devices required for a GW HVDC AI data center.

TECHNICAL PROGRAM

Opening Session

Monday, May 25, 2026

Time: 8:30-9:00

Location: Lecture

Chair(s): David Sheridan, *Alpha & Omega Semiconductor*
Sameh Khalil, *Infineon*

Plenary Session

Monday, May 25, 2026

Time: 9:00-10:20

Location: Lecture

Chair(s): Sameh Khalil, *Infineon*
David Sheridan, *Alpha & Omega Semiconductor*

9:00

**A0L-A.1 Power Delivery as the Limiting Factor in AI Systems:
From Transistor Scaling to Rack-Scale Power
Architecture**

Dr. Ahmed Abou-Alfotouh
AMD, United States

9:40

**A0L-A.2 Power Electronics Systems for Heavy-Duty
Off-Road Vehicles**

Dr. Brij Singh
John Deere, United States

Monday, May 25, 2026

A1L-A HV-1: New Power Device Designs and IGBTs

Time: 10:40-12:00

Location: Lecture

Chair(s): Umamaheswara Vemulapati, *Hitachi Energy*
Kota Ohi, *Fuji Electric*

10:40

A1L-A.1 Split-Gate-Resistance-Separation CSTBTM for Extremely-Low Turn-on Switching Loss, EMI Suppression and High Robustness

Kazuya Konishi¹, Koyo Matsuzaki¹, Kosuke Sakaguchi²,
Ryosuke Kobayashi², Masashi Sawada¹,
Koutarou Kawahara¹, Shiro Hino¹, Fumihito Masuoka²
¹*Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan;* ²*Power Device Works, Mitsubishi Electric Corporation, Japan*

11:00

A1L-A.2 Breaking the Eon and Radiated Noise Trade-Off via Deep Split-Gate CSTBT™ with dI/dt Shaping

Kosuke Sakaguchi¹, Kazuya Konishi², Ryosuke Kobayashi¹,
Gai Fujiki¹, Kazuki Nishida¹, Naoki Ikeda¹, Fumihito Masuoka¹
¹*Power Device Works, Mitsubishi Electric Corporation, Japan;* ²*Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan*

11:20

A1L-A.3 Two Distinct Turn-Off Behavior Variation Mechanisms and CGC Evolution Under Dynamic Avalanche Stress in IGBTs

He Du, Teruyuki Ohashi, Takahiro Kato, Yusuke Kobayashi
Toshiba Corporation, Japan

11:40

A1L-A.4 Cross-Contact Structure for Narrow-Mesa IGBTs: Process Constraint Elimination and Loss-Robustness Balance Optimization

Keisuke Yukawa, Takuya Matsumoto, Shinya Umeki,
Takeshi Okamoto, Yuji Ota
ROHM Co., Ltd., Japan

A2L-A SiC-1: SiC Novel Designs and Processes

Time: 13:30-15:10

Location: Lecture

Chair(s): Jeff Joohyung Kim, *Wolfspeed*
Teruyki Ohashi, *Toshiba Electronic Devices & Storage*

13:30

A2L-A.1 A Novel Mesh-Like Variation of Lateral Doping

Termination for 4H-SiC Power Devices

Nan Nie¹, Min Ren¹, Xin Zhang², Xiao Guo¹, Fang Zheng²,
Anna Zhang², Rongyao Ma², Siwei Liu¹, Ye Tao¹,
Zehong Li¹, Xuan Li¹, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and
Integrated Devices, University of Electronic Science and
Technology of China, China; ²Wuxi China Resources Huajing
Microelectronics Co., Ltd., China

13:50

A2L-A.2 First Experimental Demonstration of a Trench-Based Edge-Termination Structure for 1.2 kV SiC MOSFETs

Yoshitaka Kimura¹, Takaaki Tominaga², Yutaka Fukui³,
Munenori Ikeda¹, Tomohiro Tamaki², Yasuhiro Kagawa³,
Kazushi Kono¹

¹Component Production Engineering Center, Mitsubishi
Electric Corporation, Japan; ²Advanced Technology R&D
Center, Mitsubishi Electric Corporation, Japan; ³Power Device
Works, Mitsubishi Electric Corporation, Japan

14:10

A2L-A.3 Ultra-High-Voltage 4H-SiC IGBTs Enabled by Wafer Back-Grinding: A Manufacturing Pathway for SiC Bipolar Devices

N. Donato¹, M. Kah¹, F. Udrea¹, G. Gupta², M. Pocaterra²,
E. Ceccarelli², G. Alfieri², B. Boksteen², N. Klipfel²,
A. Schöner³, M. Dinse⁴, JH Peters⁴, N. Kaminski⁴,
LA Figueras La Peruta⁵, G. Pellegrini⁵

¹University of Cambridge, United Kingdom; ²Hitachi Energy,
Switzerland; ³Kista, Sweden; ⁴Institute for Electrical Drives,
Power Electronics and Devices (IALB), University of Bremen,
Germany; ⁵Institute of Microelectronics of Barcelona (IMB-
CNM-CSIC), Spain

14:30

A2L-A.4 Development of 10.2 mm Square SiC-MOSFET with Lattice-Pattern Deep-p Structure for Electrified Vehicles

Tadashi Misumi, Hidefumi Takaya, Ryuta Arai,
Kensuke Hata, Tomohiro Mimura, Keita Hayashi,
Naoki Tega, Takahiro Ito, Masaki Konishi
DENSO Corporation, Japan

14:50

A2L-A.5 Novel Self-Aligned Flat Source Contact Architecture for Low On-Resistance SiC Trench MOSFETs

Akifumi Iijima¹, Takaaki Tominaga¹, Shiro Hino¹,
Yutaka Fukui², Kohei Adachi², Hideyuki Hatta²,
Yasuhiro Kagawa², Tatsuro Watahiki¹

¹Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan; ²Power Device Works, Mitsubishi Electric Corporation, Japan

A3L-A GaN-1: Novel GaN Power Devices and Technologies

Time: 15:30-17:10

Location: Lecture

Chair(s): Akira Nakajima, AIST

Oliver Hilt, Ferdinand-Braun-Institut, Berlin

15:30

A3L-A.1 p-GaN HEMTs with Distributed Drain-Connected p-GaN Islands for Improved In-situ-RDS(on) Stability Under Surge Voltage

Jinggui Zhou¹, Juan Lei¹, Qi Zhou^{1,3}, Yuqi Liu¹, Yuesi Yu¹,
Binju Qiu¹, Yuxi Wan², David Zhou², Chao Feng², Bo Zhang¹

¹School of Integrated Circuit Science and Engineering, University of Electronic Science and Technology of China, China; ²Shenzhen Pinghu Laboratory, China; ³Institute of Electronic and Information Engineering of UESTC in Guangdong, China

15:50

A3L-A.2 Z-FET : A Low Dynamic RON Normally-OFF AlGaIn/GaN HEMT Based on a Multiple Channel Structure

Qinyi Wei^{1,2}, Qimeng Jiang³, Xiaotian Tang^{1,2},
Zhongchen Ji^{1,2}, Sen Huang^{1,2}, Xinyu Liu^{1,2}

¹Institute of Microelectronics of the Chinese Academy of Sciences, China; ²University of Chinese Academy of Sciences, China; ³Southwest Jiaotong University, China

16:10

A3L-A.3 6.2 kV/12.4 mΩ·cm² Superjunction GaN Lateral Field-Effect Rectifier with Low Dynamic ON-Resistance

Junjie Yang¹, Jingjing Yu¹, Jiawei Cui¹, Sihang Liu¹,
Hao Chang¹, Han Yang¹, Xuelin Yang¹, Xiaosen Liu²,
Maojun Wang¹, Bo Shen¹, Jin Wei¹

¹Peking University, China; ²Tsinghua University, China

16:30

A3L-A.4 Record-Low RON,SP and RON×QG in Regrowth-Free Low-Voltage p-GaN Gate HEMTs on 200-mm GaN-on-Si Platform

Yan Cheng^{1,2}, Yu Shi^{1,3}, David Zhou¹, Xinying Huang¹, Yu Zhang¹, Changan Li¹, Yuhao Wang¹, Zidong Cai¹, Haolin Hu¹, Wei Zeng¹, Zongjie Zhou², Yat Hon Ng², Xiaoping Wang¹, Chenchang Zhan³, Yuxi Wan¹, Kevin J. Chen²

¹Shenzhen Pinghu Laboratory, National Center of Technology Innovation for Wide Bandgap Semiconductors (Shenzhen), China; ²The Hong Kong University of Science and Technology, China; ³Southern University of Science and Technology, China

16:50

A3L-A.5 Observation and Suppression of Punch-Through Breakdown in Multi-Kilovolt Lateral GaN Superjunction HEMTs

Zineng Yang¹, Yuan Qin², Hehe Gong¹, Yuhao Zhang¹

¹Center for Advanced Semiconductors and Integrated Circuits and Department of Electrical and Computer Engineering, The University of Hong Kong, China; ²Center for Power Electronics Systems (CPES), Virginia Polytechnic Institute and State University, United States

Tuesday, May 26, 2026

B1L-A LVT-1: Low Voltage Lateral Devices

Time: 8:40-10:00

Location: Lecture

Chair(s): Tanuj Saxena, Onsemi
Raffaella Roggero, STMicro

8:40

B1L-A.1 Operating Voltage Extension of Fully Isolated nLDMOS Using PBL Junction Engineering and Deep P-Body for Robust E-SOA

Jong-Ho Lee, Hyun-Seok Song, Ji-Hyun Lee, Hye-Won Du, Yong-Keon Choi, Sang Gi Lee
DB HiTek Co., Ltd., Korea

9:00

B1L-A.2 A Novel Split-Channel LDMOS Using Self-Aligned Technology for Low QGD and Short-Channel Effect Suppression in High Frequency DrMOS Application

Dingxiang Ma, Shengjie Qin, Yangjie Liao, Hanwen Bai, Jiawei Wang, Siyuan Lang, Bo Zhang, Ming Qiao
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Tech. of China, China

9:20

B1L-A.3 Grid-Gate LDMOS Achieving Ultra-Low Specific On-Resistance with Enhanced HCI and Thermal Robustness for DrMOS on a 55nm BCD Platform

Jiawei Wang¹, Ming Qiao^{1,2}, Siyuan Lang¹, Fanyi Zeng¹, Dingxiang Ma¹, Wenliang Liu¹, Hanwen Bai¹, Yangjie Liao¹, Yifan Wu¹, Shengjie Qin², Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, China

9:40

B1L-A.4 A Novel Shunt-Triggered SCR with Dual Metal-Bridge for Ultra-High Holding Voltage and Robust ESD Protection

Zhao Qi¹, Jinpeng Hao¹, Yirui Jia¹, Junke Li¹, Fengyu Shi¹, Xuan Li¹, Feng Lin², Liang Song², Jun Sun², Sen Zhang², Wenqi Wu³, Xin Zhang³, Ming Qiao^{1,4}, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²CSMC Technologies Corporation, China; ³Xinhua Integrated Circuit Industrial Center Co., Ltd., China; ⁴Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, China

B2L-A SiC-2: SiC Device Design for Reliability and Ruggedness

Time: 10:20-12:00

Location: Lecture

Chair(s): Ivana Kovacevic, *ETH Zurich*
Shinsuke Harada, *AIST*

10:20

B2L-A.1 Fundamental Device Design Rules of Applying Proton Implantation Technique to SiC MOSFETs for Prevention of the Bipolar Degradation

Naoki Shikama¹, Kazuya Tojima¹, Hideyuki Hatta¹, Hiroki Niwa², Hiroyuki Amishiro², Katsutoshi Sugawara², Yasuhiro Kagawa¹, Tetsuya Nitta¹

¹Power Device Works, Mitsubishi Electric Corporation, Japan;

²Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan

10:40

B2L-A.2 Enhanced Short-Circuit Robustness in SiC Trench MOSFETs by Dual-JFET Design

Jens Baringhaus, Stephan Schwaiger, Marco Santoro, Alberto Martinez-Limia, Dragos Costachescu, Wolfgang Feiler
Robert Bosch GmbH, Germany

11:00

B2L-A.3 Demonstration of High Single-Event Gate Tolerance in SiC UMOSFET by Trench-Bottom Hole Extraction

Tomoka Suematsu¹, Keisuke Kobayashi¹, Shinichiro Matsunaga¹, Kensuke Takenaka¹, Takeshi Tawara¹, Mitsuo Okamoto¹, Shinsuke Harada¹, Takahiro Suzuki², Hiroyuki Shindou², Haruka Shimizu³, Yuki Mori³, Akio Shima³, Takahiro Makino⁴, Takeshi Ohshima⁴

¹National Institute of Advanced Industrial Science and Technology, Japan; ²Japan Aerospace Exploration Agency, Japan; ³Hitachi, Ltd., Japan; ⁴National Institutes for Quantum Science and Technology, Japan

11:20

B2L-A.4 On the SiC/SiO₂ Interface and SiO₂ Gate Reliability of Planar and Trench SiC MOSFETs

P. Moens¹, A. Feng¹, M. Avramenko¹, G. Gomez¹, J. Seo², H. Kim², D. An², S. Maslougkas³, T. Nigam⁴, E. Van Brunt¹
¹onsemi, Belgium; ²onsemi, Korea; ³onsemi, Sweden; ⁴onsemi, United States

11:40

B2L-A.5 A 4H-SiC MOSFET Integrated Trench Diode to Enhance Single-Event Effect Robustness

Yadong Huang¹, Yiru He¹, Maojiu Luo², Bo Zhang¹, Yourun Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, School of Integrated Circuit Science and Engineering, University of Electronic Science and Technology of China, China; ²Gree Electric Appliances, Inc., China

B3L-A ICD: Next Generation Power ICs

Time: 13:30-14:50

Location: Lecture

Chair(s): Jingshu Yu, Intel

Makoto Takamiya, The University of Tokyo

13:30

B3L-A.1 A Triple-Path Resonant-Tracked Voltage Regulator with Package Inductor for System-on-Wafer Vertical Power Delivery

Renwei Chen, Zhoutong Liu, Xuchen Men, Xuliang Wang, Yan Wang, Xiaosen Liu
Tsinghua University, China

13:50

B3L-A.2 A 700-V Monolithic MOS-Emulated GaN Power IC with Self-Powered Miller Clamping Enabling 70 V/ns CMTI in Resonant Converters

Xinyang Liu¹, Rongxing Lai¹, Fei Teng¹, Xudong Li¹,
Wenhong He¹, Wen Xiao¹, Zekun Zhou¹, Bo Zhang¹,
Gaofei Tang², Wen Shi², Zhiwen Dong², Qimeng Jiang²

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²CloudSemi Technology Co., Ltd., China

14:10

B3L-A.3 A Gate Protection Interface Enabling Robust and User-Friendly Gate Driving of GaN/SiC HyFET

Ji Shu^{1,2}, Mian Tao³, Yat Hon Ng^{1,2}, Jiaheng He^{1,2}, Ziyang Li⁴,
Qingyuan Tang⁴, Shi-Wei Ricky Lee³, Kevin J. Chen¹

¹Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, China;
²Hybay Semiconductor Ltd., China; ³EPACK Lab, The Hong Kong University of Science and Technology, China; ⁴Guangdong Fenghua Semiconductor Technology Co., Ltd., China

14:30

B3L-A.4 A 400V GaN Half-Bridge Gate Driver with Self-Protected Fast-Charging Bootstrap and Current Balance Switch Based High-CMTI Level Shifter

Lin-min Chen¹, Chun-wang Zhuang¹, Xin Ming¹, Wei-jia Zhang²,
Nai-long He³, Sen Zhang³, Zhi-jiu Wu¹, Yu-ling Sun¹, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, China; ³Technology Development Department, CSMC Technologies Corporation, China

B4L-A GaN-2: Vertical GaN Power Devices

Time: 14:50-16:10

Location: Lecture

Chair(s): Robert Kaplar, *Sandia National Laboratories*
Lan Wei, *University of Waterloo*

14:50

B4L-A.1 First Experimental Demonstration of Photon-Reabsorption Enhanced Conductivity Modulation in 3 kV/0.18 mΩ·cm² GaN Vertical p-n Diodes

Xinchun Ge^{1,2,3}, Xiujuan Sun^{1,2}, Xiaolu Guo^{2,4}, Zhuo Chen^{1,2}, Chuanjie Li², Yaozong Zhong², Haoran Qie², Meixing Feng², Haodong Wang^{1,2}, Xin Chen^{2,4}, Hongwei Gao^{1,2}, Quan Dai², Qian Li², Yu Zhou^{1,2}, Shuming Zhang², Qian Sun^{1,2,4}, Hui Yang^{1,2,3}

¹*School of Nano-Tech and Nano-Bionics, University of Science and Technology of China (USTC), China;* ²*Key Laboratory of Semiconductor Display Materials and Chips, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China;* ³*Suzhou Laboratory, China;* ⁴*Guangdong Institute of Semiconductor Micro-Nano Manufacturing Technology, China*

15:10

B4L-A.2 Vertical GaN-on-Si MOSFET/JBS-Based Monolithic Bidirectional Switch

Yuchuan Ma^{1,2}, Changfa Sun^{1,2}, Yifan Dong^{1,2}, Ziwei Wang^{1,2}, Yunsong Xu³, Maoqing Ling³, Wen Liu³, Xiangyu Teng⁴, Wei Jia Zhang⁴, Chao Liu^{1,2}

¹*School of Integrated Circuits, Shandong University, China;* ²*Shenzhen Research Institute of Shandong University, China;* ³*School of Advanced Tech., Xi'an Jiaotong-Liverpool University, China;* ⁴*Dept. of Electronic and Computer Engineering, Hong Kong University of Science and Technology, China*

15:30

B4L-A.3 1.2 kV-Class All Ion-Implanted Vertical GaN-DMOSFETs with Superior Short-Circuit Ruggedness

Nao Suganuma¹, Katsunori Ueno¹, Ryo Tanaka¹, Hirohisa Hirai², Akira Nakajima², Shinsuke Harada², Shinya Takashima¹

¹*Advanced Technology Laboratory, Fuji Electric Co., Ltd., Japan;* ²*Advanced Power Electronics Research Center, National Institute of Advanced Industrial Science and Technology, Japan*

15:50

B4L-A.4 Extremely Low On-Resistance AlN-Based SBDs with Distributed Polarization Doping Drift Layer

Issei Sasaki¹, Masanobu Hiroki², Kazuaki Ebata², Kazuyuki Hirama², Yoshitaka Taniyasu², Takuya Maeda¹

¹*University of Tokyo, Japan;* ²*NTT Basic Research Laboratories, Japan*

B5P-B LVT-P: Low Voltage Power Devices (Poster Session)

Time: 16:30-18:00

Location: Poster

Chair(s): Kuo-Ming Wu, TSMC
Lan Wei, University of Waterloo

B5P-B.1 90 nm BCD Platform for 5-24V LDMOS with Ultra-Low Specific On-Resistance: Self-Aligned Trimming and Multi-Step Field Plate

Teng Liu^{1,2}, Yongshun Li², Rongshuo Liu¹, Zhenyan Liu¹, Jian Xu¹, Hao Wang², Ting Wang², Ziao Zhang², Huajing Jin², Liang Song², Nailong He², Sen Zhang², Ping Li³, Rongyao Ma³, Ming Qiao¹, Wentong Zhang¹, Bo Zhang¹
¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²CSMC Technologies Corporation, China; ³China Resources Microelectronics, China

B5P-B.2 Seek-BCD: A Domain-Specialized Evolutionary Large Language Model Agent for BCD Technology

Xiaoyun Huang¹, Yixian Song¹, Hongyu Tang¹, Yan Pan¹, Dawei Gao^{1,3}, Kai Xu^{1,2,3}
¹College of Integrated Circuits, Zhejiang University, China; ²ZJU-Hangzhou Global Scientific and Technological Innovation Center, China; ³Zhejiang Technology Innovation Center of CMOS IC Manufacturing Process and Design, China

B5P-B.3 Analysis of Body Diode in Trench Field Plate MOSFETs and Reverse Recovery Charge Reduction by Shrinking the Cell Pitch

Tatsuya Nishiwaki, Seiji Inumiya
Toshiba Electronic Devices & Storage Corporation, Japan

B5P-B.4 Comprehensive Study of Distinct TID Mechanisms in Hardened SGT MOSFET Under On/Off State and Annealing Recovery

Junfeng Yu¹, Jihong Ding¹⁰, Ruihan Gao¹, Haonan Liu¹, Jun Ye^{1,3}, Xuan Xiao^{3,9}, Junyan Zhu¹, Chunlei Wu¹, D.W. Zhang¹, Pengcheng Yu², Hao Gu², Hongping Ma⁵, Qingchun Jon Zhang⁵, Haiming Xu⁴, Tao Wang⁴, Qingdong Zhang⁴, Liang Li⁶, Haiou Li⁷, Hong Zhou⁸, Jincheng Zhang⁸, Xiaofeng Gu², Linna Zhao², Wei Huang²
¹State Key Laboratory of ASIC & System, College of Integrated Circuits & Micro-Nano Electronics, Fudan University, China; ²Jiangsu Provincial Key Laboratory of MEMS Sensors and ASIC Manufacturing Technology, School of Integrated Circuits, Jiangnan University, China; ³Wuxi China Resources Huajing Microelectronics Co., Ltd., China; ⁴Wuxi Microelectronics Scientific and Research Center, China; ⁵Academy for Engineering & Technology, Fudan

University, China; ⁶School of Electronic Information Engineering, Suzhou Vocational University, China; ⁷Guilin University of Electronic Technology, China; ⁸School of Microelectronics, Xidian University, China; ⁹College of Physics, Sichuan University, China; ¹⁰East China Institute of Photo-Electron IC, China

B5P-B.5 Isolation Method for Reducing Current Noise of Hump-Free MOSFET with Extended Active Region in Current Mirror

Kyuyeop Lee, Kyunghan Kim, Dawon Jeong, Jaehyun Yoo, Yonghee Park, Jaehoon Jeong, Yonghoon Kim
Samsung Electronics Co., Ltd., Korea

B5P-B.6 0.15 μm 120 V Si P-epi BCD Technology on Latchup Immunity with Lowest Ron nLDMOS, HV ESD of Combined PNP Structure for Automotive Application

Feng Qiu^{1,3}, Xiaodong Yang¹, Zhuang Wang¹, Shijie Wang¹, Fengsong Liu^{1,3}, Linhui Hu^{1,3}, Liming Liao³, Qiang Zhang³, Hongtao Jiang³, Pengcheng Yu², Hao Gu², Shijin Ding¹, Chunlei Wu¹, D.W. Zhang¹, Haiou Li⁴, Hong Zhou⁵, Jincheng Zhang⁵, Linna Zhao², Xiaofeng Gu², Wei Huang²
¹State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, China; ²Jiangsu Provincial Key Laboratory of MEMS Sensors and ASIC Manufacturing Technology, School of Integrated Circuits, Jiangnan University, China; ³Shanghai GTA Semiconductor Co., Ltd., China; ⁴Guangxi Key Laboratory of Precision Navigation Technology and Applications, Guilin University of Electronic Technology, China; ⁵School of Microelectronics, Xidian University, China

B5P-B.7 Energy Band Analysis of Injected and Trapped Charge in Shield Oxide: Effects on Electric Field and Breakdown Behavior in Power Trench MOSFETs

Zeinab Ramezani, Mohammad Tanvir Quddus, Ziyi Wang, Prasad Venkatraman
onsemi, United States

B5P-B.8 A Novel Notched-Gate LDMOS for Robust Reliability via Electric Field Modulation and Low Gate Charge on 55-nm BCD Platform

Dingxiang Ma, Hanwen Bai, Fanyi Zeng, Jiawei Wang, Yangjie Liao, Bo Zhang, Ming Qiao
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China

B5P-B.9 Degradation of Unclamped Inductive Switching (UIS) Capability Due to Gate Oxide Breakdown and Mitigation Through Layout Optimization in Split-Gate Trench MOSFETs

Keita Aoyama, Casey Clendennen, Shinichiro Hisano, Hajime Kataoka, Shinpei Onishi, Tomoaki Shinoda
ROHM Co., Ltd., Japan

B5P-B.10 Experimental Demonstration of a Novel Double-Gate LDMOS with Optimized Conduction and Switching Losses Based on a 55nm BCD Platform

Jiawei Wang¹, Ming Qiao^{1,2}, Hanwen Bai¹, Fanyi Zeng¹, Shuting Huang¹, Siyuan Lang¹, Dingxiang Ma¹, Kefei Ma¹, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, China

B5P-C ICD-P: Power IC Design (Poster Session)

Time: 16:30-18:00

Location: Poster

Chair(s): Kuo-Ming Wu, TSMC

Roy King-Yuen Wong, *National Tsing Hua University*

B5P-C.1 A 48V 93.7%-Peak-Efficiency Dual-Edge Soft-Switching GaN Boost Converter with Adaptive Pulse Stabilizer for LiDAR Transmitter Achieving 0.48ns Pulse Width and 5.6ns Propagation Delay

Yi Fang¹, Bin Chen¹, Longcheng Pi¹, Yike Fang¹, Yuhang Zheng¹, Jingni Hong¹, Jianlong Lin², Xiaopeng Yu¹, Xugang Ke¹

¹Zhejiang University, China; ²Primechip Semiconductor, China

B5P-C.2 A GaN Device with Self-Generated Negative Voltage for Enhanced Turn-Off Reliability

Xinyang Liu¹, Rongxing Lai¹, Yun Dai¹, Xudong Li¹, Wen Xiao¹, Wenhong He¹, Zekun Zhou¹, Bo Zhang¹, Gaofer Tang², Wen Shi², Zhiwen Dong², Qimeng Jiang²

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²CloudSemi Technology Company Ltd., China

B5P-C.3 First Demonstration of Cryogenic Power Converter Operational at 4 Kelvin Using GaN Power IC

Xin Yang¹, Liyang Jin², Bixuan Wang³, Ricardo Garcia⁴, Han Wang¹, Liyan Zhu³, Shengke Zhang⁴, Linbo Shao², Yuhao Zhang¹

¹Center for Advanced Semiconductors and Integrated Circuits and Department of Electrical and Computer Engineering, The University of Hong Kong, China; ²Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, United States; ³Center for Power Electronics Systems (CPES), Virginia Polytechnic Institute and State University, United States; ⁴Efficient Power Conversion Corporation, United States

B5P-C.4 A High-Temperature Three-Phase Silicon Carbide MOSFET Power Module with Integrated Low Propagation and High Noise Immunity Gate Driver

Qianheng Dong¹, Jing Zhu², Yifei Zheng¹, Bowen Xue¹, Xiang Fan¹, Siyang Liu¹, Long Yuan³, Weifeng Sun¹

¹National ASIC System Engineering Research Center, Southeast University, China; ²Wuxi Institute of Integrated Circuit Technology, Southeast University, China; ³State Key Laboratory of Wide-Bandgap Semiconductor Devices and Integrated Technology, China

B5P-C.5 Monolithic GaN Digital Integrated Circuits for Ultrawide Temperature Range from 5 K to 800 K

Ang Li^{1,2,3}, Yunsong Xu^{1,3}, Wen Liu^{1,3}, Guohao Yu², Baoshun Zhang²

¹School of Advanced Technology, Xi'an Jiaotong-Liverpool University, China; ²Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China; ³Advanced Semiconductor Research Center, Xi'an Jiaotong-Liverpool University, China

B5P-D GaN-P1: GaN Devices (Poster Session)

Time: 16:30-18:00

Location: Poster

Chair(s): Ayanori Gatto, Mitsubishi Electric
Lan Wei, University of Waterloo

B5P-D.1 Difference in Overvoltage Stress Behavior Between CIS and UIS in Ohmic p-Gate GaN HEMTs

Wataru Saito, Shin-ichi Nishizawa
Kyushu University, Japan

- B5P-D.2 Impact of Integrated Substrate Potential Control (SPC) Circuits and Dual Field-Plates on Dynamic ON-Resistance in GaN Monolithic Bidirectional Switches**
 Junsong Jiang¹, Gang Liu¹, Zhiwen Dong², Yao Chen¹, Hongfeng Chen¹, Xin Chu¹, Fengping Lin¹, Xingang Ren¹, Gaoferi Tang², Xi Tang¹
¹Anhui University, China; ²CloudSemi Tech. Co., Ltd., China
- B5P-D.3 Bidirectional Gate-to-Source ESD Protection Circuit with Adjustable Turn-on Voltage for GaN-on-Silicon Power HEMT**
 Chieh-Chen Ker¹, Chun-Yu Lin¹, Ming-Dou Ker¹, Hung-Jen Chen², Yong-Fen Hsieh²
¹National Yang Ming Chiao Tung University, Taiwan; ²Materials Analysis Technology Inc., Taiwan
- B5P-D.4 Enhanced Dynamic V_{TH} Stability by Inserting a Hole Release Path in the Barrier for Normally off HEMTs with Regrown p-GaN Gate**
 Hongwei Gao^{1,2}, Yaozong Zhong^{1,2}, Yifan Dong^{1,2}, Xin Chen^{1,2,3}, Haodong Wang^{1,2}, Haoran Qie², Xiaolu Guo^{1,2}, Jianxun Liu^{1,2}, Wenwen Li^{1,2}, Meixing Feng^{1,2}, Qian Sun^{1,2}, Hui Yang²
¹School of Nano Tech. & Nano Bionics, University of Science & Tech. of China, China; ²Key Lab of Semiconductor Display Materials & Chips, Suzhou Institute of Nano-Tech & Nano-Bionics, Chinese Academy of Sciences, China; ³Guangdong Institute of Semiconductor Micro-nano Mfg. Tech., China
- B5P-D.5 650-V All-GaN Cascode Device Featuring Stacked Packaging and Flux-Cancellation Layout for Concurrent Minimization of Parasitic L/C**
 Yunheng Hu¹, Lingyan Shen¹, Xueting Zhou¹, Long Chen², Li Zheng¹, Xinhong Cheng¹
¹Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, China; ²Guangdong Ziemer Technology Company Ltd, China
- B5P-D.6 Demonstration of E-Mode GaN Monolithic Bidirectional Switch Based on Gate Oxygen Plasma Treatment with Blocking Voltage Over 2.9 kV**
 Zifeng Qu^{1,2}, Jiachen Duan^{1,2}, Ang Li³, Xuanming Zhang^{1,2}, Yunsong Xu^{1,2}, Hao Tian^{1,2}, Yizhou Jiang^{1,2}, Guohao Yu³, Chao Long², Wen Liu^{1,2}, Huiqing Wen^{1,2}
¹School of Advanced Technology, Xi'an Jiaotong-Liverpool University, China; ²Department of Electrical Engineering and Electronics, University of Liverpool, United Kingdom; ³Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, China

B5P-D.7 1.4kV/1.61mΩ·cm² Vertical p-NiO/n-GaN Heterojunction Diodes with Deep Helium-Implanted Edge Termination and Oxygen Plasma Treatment

Zihao Huang¹, Huile Zhang¹, Jiajun Han², Kangkai Fan¹,
Yu Xu¹, Yutong Wu¹, Fan Yang¹, Chunyan Chen¹,
Hezhou Liu¹, Jun He¹, Junfa Mao¹, Xinke Liu¹
¹Shenzhen University, China; ²South China Normal
University, China

B5P-D.8 3.5 kV, 8.9 mΩ·cm² Enhancement-Mode GaN Superjunction Monolithic Bidirectional Switch

Zifeng Qu^{1,2}, Jiachen Duan^{1,2}, Ang Li³, Hao Tian^{1,2},
Yunsong Xu^{1,2}, Xuanming Zhang^{1,2}, Yizhou Jiang^{1,2},
Guohao Yu³, Chao Long², Wen Liu^{1,2}, Huiqing Wen^{1,2}
¹School of Advanced Technology, Xi'an Jiaotong-Liverpool
University, China; ²Department of Electrical Engineering
and Electronics, University of Liverpool, United Kingdom;
³Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese
Academy of Sciences, China

B5P-D.9 Wafer-Scale N-Polar GaN-on-SiC by Direct Bonding Epitaxial Layer Transfer for HEMTs

Bohan Guo^{1,2,3}, Guohao Yu^{2,3}, Jiaan Zhou^{2,3}, Ang Li^{2,3},
Runxian Xing^{2,3}, An Yang^{1,2,3}, Yifan Yan^{1,2,3}, Ziqi Zheng^{1,2,3},
Kai Cheng⁴, Jianping Liu^{1,2,3}, Zhongming Zeng^{1,2,3},
Baoshun Zhang^{1,2,3}
¹Department of Nano-Tech and Nano-Bionics, University of
Science and Technology of China, China; ²Department of
Nano Science and Nano Technology Institute, University of
Science and Technology of China, China; ³Department of
Nanofabrication Facility, Suzhou Institute of Nano-Tech and
Nano-Bionics, Chinese Academy of Sciences, China;
⁴Enkris Semiconductor Inc., China

B5P-D.10 GaN Monolithic Bidirectional Switch (MBDS) with Substrate Control Circuit and its Application in Bridgeless-Boost PFC Converter

Hao Chang¹, Yunhong Lao¹, Yinwen Tang², Hu Zhou²,
Peixuan Wang¹, Qianzhu Li¹, Junjie Yang¹, Jiawei Cui¹,
Maojun Wang¹, Bo Shen³, Gaofei Tang², Jin Wei¹
¹School of Integrated Circuits, Peking University, China;
²CloudSemi Technology Company Ltd., China; ³School of
Physics, Peking University, China

B5P-D.11 Extended Gate-ESD Analysis in p-GaN Power HEMTs: Forward-ESD Impact of Top/Bottom AlGaIn Spacers with Variant Al Composition and Reverse-ESD Engineering via Field Plates

Po-Yen Huang¹, Haoran Wang², Chun-Hao Lai², Wei-Ting Hsu², Chang-Jui Tu², Xi Jie Lim², Shawn S. H. Hsu^{1,2}, Benoit Bakeroot^{3,4}, Matteo Borga³, Niels Posthuma³, Roy K.-Y. Wong^{1,2}

¹College of Semiconductor Research, National Tsing Hua University, Taiwan; ²Institute of Electronics Engineering, National Tsing Hua University, Taiwan; ³imec, Belgium; ⁴CMST, imec and Ghent University, Belgium

B5P-D.12 Investigations of CMOS-Compatible 1200 V E-Mode p-GaN Gate HEMTs on 8-Inch Si Substrate with Thick (>8 μm) Epitaxial Layer

Hui Jiao^{1,2}, Chao Feng¹, Zidong Cai¹, Danfeng Mao¹, Junye Wu¹, Yitian Gu¹, Rongxin Du¹, Haolin Hu¹, Wei Zeng¹, Qing Wang³, Hongyu Yu⁴, David Zhou¹, Yuxi Wan¹

¹Shenzhen Pinghu Laboratory, China; ²National Graduate College for Engineers, Southern University of Science and Technology, China; ³School of Microelectronics, Southern University of Science and Technology, China; ⁴School of Integrated Circuit, Shenzhen Polytechnic University, China

B5P-D.13 Enhanced Robustness Against Hot-Electron-Induced Degradation in Selective Epitaxial p-GaN Gate HEMTs Enabled by Thick AlGaIn Barriers

Haohao Chen¹, Jinjin Tang¹, Juntong Chen¹, Jianxun Liu², Siyuan Ye¹, Sijiang Wu¹, Zhaojun Liu¹, Qian Sun², Mengyuan Hua¹

¹Department of Electronic and Electrical Engineering, Southern University of Science and Technology, China; ²Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, China

B5P-D.14 A Monolithically-Integrable Series-RC Damping Concept for GaN HEMTs Validated by Board-Level Emulation in Double-Pulse Tests

Heng Zhang¹, Zhuocheng Wang¹, Fangzhou Wang¹, P. Xing¹, Chao Liu¹, Ruize Sun^{1,2}, Wanjun Chen^{1,2}, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Institute of Electronic and Information Engineering of UESTC in Guangdong, China

B5P-D.15 100-nm-Wfin E-Mode GaN Tri-Gate HEMT with

1.87 GW/cm² Baliga Figure-of-Merit

Yu Li^{1,2}, Haochen Zhang², Guohao Yu^{1,2}, Ang Li², Gaofu Guo²,
Tiwei Chen², Liying Ding², Tiantian Deng², Jiawei Ye²,
Yong Cai^{1,2}, Zhongming Zeng^{1,2}, Baoshun Zhang^{1,2}

¹*School of Nano-Tech and Nano-Bionics, University of Science and Technology of China, China;* ²*Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China*

B5P-D.16 Bowtie p-GaN HEMT Source Follower Featuring 6 – 45V Wide Input Range and 1.48 MHz Operation with

Monolithic Integrated Common-Source Amplifier for

Bandwidth Extension in HV Current Sense Application

P.-S. Kuo¹, C. Langpoklakpam¹, Y.-C. Wang², H.-L. Chiang¹,
C. Sung¹, P.-T. Chen¹, W.-C. Lin¹, S. Elangovan³, C.-L. Hung³,
Y.-K. Hsiao³, H.-C. Kuo^{1,3}, C.-C. Tu^{1,2,3}, T.-L. Wu¹

¹*National Yang Ming Chiao Tung University, Taiwan;*

²*National Central University, Taiwan;* ³*Hon Hai Research Institute, Taiwan*

B5P-D.17 Demonstration of 10 a Switching of Vertical GaN p-n Diodes with Mesa-Free Termination Structure

Yoshinao Miura, Hirohisa Hirai, Akira Nakajima,
Shinsuke Harada

National Institute of Advanced Industrial Science and Technology, Japan

B5P-D.18 High Thermal Stability of Threshold Voltage in p-Cr₂O₃ Gated AlGaN/GaN HEMTs

Jingang Li^{1,2}, Hao Tian^{1,2}, Maoqing Ling^{1,2}, Jiachen Duan^{1,2},
Zifeng Qu^{1,2}, Ye Liang^{1,2}, Harm van Zalinge², Ivona Z. Mitrovic²,
Ping Zhang^{1,2}, Kain Lu Low^{1,2}, Sen Huang³, Wen Liu^{1,2}

¹*School of Advanced Technology, Xi'an Jiaotong-Liverpool University, China;* ²*Department of Electrical Engineering and Electronics, University of Liverpool, United Kingdom;*

³*Institute of Microelectronics, University of Chinese Academy of Sciences, China*

B5P-E Ga₂O₃ and Diamond-P: Ga₂O₃ and Diamond (Poster Session)

Time: 16:30-18:00

Location: Poster

Chair(s): Ayanori Gatto, *Mitsubishi Electric*
Roy King-Yuen Wong, *National Tsing Hua University*

B5P-E.1 High-Voltage Ga₂O₃ Schottky Barrier Diodes with Inserted Semi-Insulating Microcolumns for Suppression of Reverse Current

Chunyan Chen, Jiachang Guo, Xue Fan, Huile Zhang, Kangkai Fan, Yu Xu, Zihao Huang, Yiyang Li, Bo Wang, Jun He, Junfa Mao, Xinke Liu
Shenzhen University, China

B5P-E.2 High-Performance and Reliability-Enhanced β -Ga₂O₃ Trench Schottky Barrier Diodes with Ion-Implantation Shielding Layer

Ming Li¹, Zhang Wen¹, Zugui Jiang¹, Songquan Yang¹, Bangyao Mao², Weizhe Bi¹, Leidang Zhou¹, Mingchao Yang¹, Yue Hao², Li Geng¹
¹*Xi'an Jiaotong University, China*; ²*Xidian University, China*

B5P-E.3 Device Design Insights for Ga₂O₃ SBDs from System-Level Thermal and Power Loss Analysis

Haoran Wang, Po-Yen Huang, Ang Lee, Shawn S. H. Hsu, Roy K.-Y. Wong
National Tsing Hua University, Taiwan

B5P-E.4 Combined Degradation Mechanism of Leakage-Temperature of Highly Doped Epitaxial β -Ga₂O₃ SBDs During 5 MeV Proton Irradiation

Jiao Liang¹, Wenzhang Du², Yuanguang Wang³, Xinbo Zou⁴, Yiwu Qiu⁵, Xinjie Zhou⁵, Hao Gu⁹, Pengcheng Yu⁹, Zhihong Feng³, Hongping Ma¹, Qingchun Jon Zhang¹, Hong Zhou⁶, Jincheng Zhang⁶, Haiou Li⁷, Zhuorui Tang⁸, Junfeng Yu², Junyan Zhu², Chunlei Wu², D.W Zhang², Wei Huang⁹
¹*Institute of Wide Bandgap Semiconductors and Future Lighting, College of Intelligent Robotics and Advanced Manufacturing, Fudan University, China*; ²*State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, China*; ³*National Key Laboratory of ASIC, Hebei Semiconductor Research Institute, China*; ⁴*School of Information Science and Technology (SIST), ShanghaiTech University, China*; ⁵*Wuxi Microelectronics Scientific and Research Center, China*; ⁶*School of Microelectronics, Xidian University, China*; ⁷*Guangxi Key Laboratory of Precision Navigation Technology and Applications, Guilin University*

of Electronic Technology, China; ⁸School of Electronic and Information Engineering, Foshan University, China; ⁹Jiangsu Provincial Key Laboratory of MEMS Sensors and ASIC Manufacturing Technology, School of Integrated Circuits, Jiangnan University, China

B5P-E.5 A Novel Electric Field Modulation Ga₂O₃ Schottky Barrier Diode with Nitrogen-Ion Implantation Combine with Trench Field Limit Rings and Floating Metal Rings Termination

Moufu Kong¹, Mingliang Yang¹, Gaofu Guo², Jiaxin Li¹, Liang Zhao¹, Xiaodong Zhang²

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, China

B5P-E.6 Demonstration of β -Ga₂O₃ Lateral Heterojunction Diodes with 450 V Single-Event Burnout Voltage

Song He¹, Jinyang Liu¹, Guangwei Xu¹, Ziyuan Wang¹, Weibing Hao¹, Da Yu¹, Tianqi Wang², Jie Luo³, Jie Liu³, Xuanze Zhou¹, Shu Yang¹, Shibing Long¹

¹School of Microelectronics, University of Science and Technology of China, China; ²Harbin Institute of Technology, China; ³Institute of Modern Physics, Chinese Academy of Sciences, China

B5P-E.7 Internal Field Optimization Using a Localized Bottom SiO₂ in Vertical β -Ga₂O₃ FinFETs

Gaofu Guo^{1,2}, Anjing Luo¹, Tiwei Chen¹, Zhucheng Li¹, Yu Li¹, Dengrui Zhao^{1,2}, Yi Li², Li Zhang¹, Chunhong Zeng¹, X. Zhang¹, Zhongming Zeng¹, Xianqi Dai², Baoshun Zhang¹

¹Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China; ²School of Physics, Henan Normal University, China

B5P-E.8 Enhanced On-State Performance of Vertical β -Ga₂O₃ UMOSFETs via MOCVD-Grown Sidewall Regrown Channels

Anjing Luo^{1,2}, Zhucheng Li^{1,2}, Gaofu Guo², Xuanze Zhou³, Tiwei Chen², Li Zhang², Guangwei Xu³, Chunhong Zeng^{1,2}, Xiaodong Zhang^{1,2}, Shibing Long³, Zhongming Zeng^{1,2}, Baoshun Zhang^{1,2}

¹School of Nano-Technology and Nano-Bionics, University of Science and Technology of China, China; ²Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China; ³School of Microelectronics, University of Science and Technology of China, China

B5P-E.9 Investigation of Bias Temperature Instability in β -Ga₂O₃ UMOSFET with N-Ion Implanted Current Blocking Layers
Xuanze Zhou, Qi Liu, Xiang Li, Huidong Yao, Shu Yang,
Guangwei Xu, Shibing Long
University of Science and Technology of China, China

B5P-E.10 1.36 kV Planar-Gate Ga₂O₃ Cavet with Nitrogen-Graded Multi-Implanted Current Blocking Layer
Jiahao Yao^{1,2}, Hehe Gong³, Gaofu Guo², Anjing Luo²,
Fang-Fang Ren¹, Shulin Gu¹, Rong Zhang¹, Yuhao Zhang³,
Xiaodong Zhang², Jiandong Ye¹
¹*School of Electronic Science and Engineering, Nanjing University, China;* ²*Nanofabrication Facility, Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences (CAS), China;* ³*Department of Electrical and Electronic Engineering, The University of Hong Kong, China*

B5P-E.11 Demonstration of Breakdown Voltage Enhancement in HfO₂ Normally-Off Diamond FETs via Source Field Plate
Junhou Cao¹, Xinyu Zhou¹, Lei Huang¹, Tuanzhuang Wu¹,
Zhaoxiang Wei¹, Xiangrui Fan¹, Yiren Yu¹, Xinxin Yu²,
Sheng Li¹, Ran Ye¹, Jie Ma¹, Long Zhang¹, Jiaxing Wei¹,
Siyang Liu¹, Weifeng Sun¹
¹*National ASIC System Engineering Research Center, Southeast University, China;* ²*CETC Key Laboratory of Carbon-Based Electronics, Nanjing Electronic Devices Institute, China*

Wednesday, May 27, 2026

C1L-A HV-2: High Voltage Power Devices

Time: 8:40-10:00

Location: Lecture

Chair(s): Craig Fisher, Vishay

Yusuke Yamashita, Toyota Central R&D Labs

8:40

C1L-A.1 Potential of Sb-Doped MCZ Wafer for 300-mm Si-Based High Voltage Power Devices Rating Up to 6.5kV
Katsumi Nakamura, Yosuke Nakanishi
Power Device Works, Mitsubishi Electric Corporation, Japan

9:00

C1L-A.2 Novel Equivalent Simulation Method and Experimental Zero Failure Verification of Optimized 650V SJ MOSFETs Under 100% Rated Voltage HTRB
Daoming Shen, Hongyan Ge, Jie Zhang, Bo Zhang, Ming Qiao
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China

9:20

C1L-A.3 Demonstration of 1200V SOI PLDMOS with Optimized Substrate P-sub/DN Junction for High Saturation Current

Zheng Zhang¹, Chengwu Pan¹, Mengyan Wu¹, Jiayu Li¹, Yuncong Li¹, Nailong He², Dejin Wang², Sen Zhang², Siyang Liu¹, Jie Ma¹, Weifeng Sun¹, Long Zhang¹

¹National ASIC System Engineering Research Center, Southeast University, China; ²CSMC Technologies Corporation, China

9:40

C1L-A.4 Device Structure Estimation by Inverse Calculation and its Application to Semiconductor Manufacturing

Tomohiko Mori¹, Ryosuke Okachi¹, Junya Muramatsu¹, Makoto Kuwahara¹, Daigo Kikuta¹, Takaaki Aoki², Satoshi Kojima², Fumitaka Kato², Takafumi Arakawa²

¹Toyota Central R&D Labs., Inc., Japan; ²DENSO Corp., Japan

C2L-A Ga2O3: Ultra Wide Bandgap Devices

Time: 10:20-12:00

Location: Lecture

Chair(s): Kung-Yen Lee, National Taiwan University
Alexander Bolotnikov, Onsemi

10:20

C2L-A.1 Over 3.5 kV (011) β -Ga₂O₃ Schottky Barrier Diode and First Demonstration of 4.7 kV NiO-Based (011) β -Ga₂O₃ Heterojunction Diode

Junpeng Wen, Jinyang Liu, Qiuyan Li, Lequan Wang, Yuanjie Ding, Song He, Xuanze Zhou, Shu Yang, Guangwei Xu, Shibing Long

University of Science and Technology of China, China

10:40

C2L-A.2 Over 2.5 GW/cm² Vertical β -Ga₂O₃ Schottky Barrier Diode with High-K Field Plate and Multi-Zone Gradient Rings Assisted JTE

Lequan Wang¹, Jinyang Liu¹, Song He¹, Junpeng Wen¹, Qiuyan Li¹, Yuanjie Ding¹, Weibing Hao², Xuanze Zhou¹, Shu Yang¹, Guangwei Xu¹, Shibing Long¹

¹University of Science and Technology of China, China;

²National University of Singapore, Singapore

11:00

C2L-A.3 0.79 m Ω -cm² and 1.1 kV Vertical Mo/ β -Ga₂O₃

Deep-Trench-HJBS Diode with Double Drift Layers

Qiuyan Li¹, Jinyang Liu¹, Qi Liu¹, Song He¹, Zaitian Han¹, Junpeng Wen¹, Lequan Wang¹, Weibing Hao², Xuanze Zhou¹, Qin Hu¹, Shu Yang¹, Guangwei Xu¹, Shibing Long¹

¹University of Science and Technology of China, China;

²National University of Singapore, Singapore

11:20

C2L-A.4 Area Scaling-Up of β -Ga₂O₃ Schottky Barrier Diodes Achieving 62 A Surge Current and 1.9 kV Breakdown Voltage

Jinyang Liu, Qiuyan Li, Xuanze Zhou, Shu Yang, Zheyang Zheng, Qin Hu, Guangwei Xu, Shibing Long
University of Science and Technology of China, China

11:40

C2L-A.5 Single-Event Effects and Corresponding Nanoscale Microstructure in β -Ga₂O₃ UMOSFETs: Device Reliability and Failure Mechanism

Da Yu¹, Huidong Yao¹, Xuanze Zhou¹, Qi Liu¹, Song He¹, Xuan Xie¹, Tianqi Wang², Lei Shu³, Guangwei Xu¹, Shu Yang¹, Bo Li³, Shibing Long¹
¹School of Microelectronics, University of Science and Tech. of China, China; ²Harbin Institute of Tech., China; ³Institute of Microelectronics, Chinese Academy of Sciences, China

C3L-A PK: Module and Packaging Technologies

Time: 13:30-15:10

Location: Lecture

Chair(s): Emre Gurpinar, *Joby Aviation*
Weijia Zhang, *Hong Kong University*

13:30

C3L-A.1 Vertical Power Delivery for 5 kW AI Systems: From Advanced Passives to GaN IC Integration

Jingshu Yu, Nicolas Butzen, Harish K. Krishnamurthy, Samuel Bader, James Waldemer, Jagar Singh, Kaladhar Radhakrishnan, Huong T. Do, Mausamjeet Khatua, Minxiang Gong, Sheldon Weng, Zakir K. Ahmed, Suhwan Kim, Krishnan Ravichandran, Heli Vora, Prafful Golani, Pratik Koirala, Michael Beumer, Ahmad Zubair, Han Wui Then
Intel Corporation, United States

13:50

C3L-A.2 High Power Density SiC Power Module Enabled by a Multi-Functional Si Chip

Hideo Komo¹, Michael Rogers¹, Makoto Ueno², Kazuhiro Nishimura³, Noboru Morimoto³, Shinsuke Godo³
¹Power Device Works, Mitsubishi Electric Corporation, United States; ²Melco Semiconductor Engineering Corp., Japan; ³Power Device Works, Mitsubishi Electric Corporation, Japan

14:10

C3L-A.3 A Hybrid-Package 3-D GaN Power Module with Optimal Thermal Performance and High-Density Integration

Haobin Wei¹, Shenglei Zhao¹, Xiaoqing Liu¹, Fugang Huang²,
Shuang Liu², Qiao Du¹, Xuejing Sun¹, Longyang Yu¹,
Ming Xiao¹, Shuzhen You¹, Yue Hao¹, Jincheng Zhang¹

¹State Key Laboratory of Wide Bandgap Semiconductor
Devices and Integrated Technology, Xidian University, China;

²Sichuan Provincial Engineering Research Center of High
Efficiency Power Converter Technology, China

14:30

C3L-A.4 Surge Capability of SiC MOSFETs in the Third Quadrant: Impact of Advanced Packaging Structures

Binqi Liang¹, Feilin Zheng¹, Hao Li², Xuebao Li¹,
Rui Jin², Xiang Cui¹

¹North China Electric Power University, China; ²Beijing
Institute of Smart Energy, Huairou Laboratory, China

14:50

C3L-A.5 Electroplated Copper as Front-Side Source Metal for Enhanced Electrical Performance and Reliability of 1200 V Planar SiC MOSFETs

Cen Tang¹, Hongsheng Yi¹, Junyou Wang¹, Yuehua Hong¹,
Longgu Tang¹, Wei Lu¹, Wentao Yang¹, Jin Rao¹,
Hamada Kimimori²

¹Huawei Technologies Co., Ltd., China;

²Huawei Technologies Japan K.K., Japan

C4P-B HV-P: High Voltage Devices (Poster Session)

Time: 15:30-17:00

Location: Poster

Chair(s): Ayanori Gatto, Mitsubishi Electric
Fisher Craig, Vishay

C4P-B.1 A Novel Trench IGBT with Floating P-Region Controlled Split Gate for Low EMI Noise

Tongyang Wang¹, Zehong Li^{1,2}, Xuan Wang^{1,2}, Ziming Xia¹,
Yige Zheng¹, Zhaoqing Jin¹, Min Ren¹

¹State Key Laboratory of Electronic Thin Films and
Integrated Devices, University of Electronic Science and
Technology of China, China; ²Chongqing Institute of
Microelectronics Industry Technology, University of
Electronic Science and Technology of China, China

C4P-B.2 Experimental Demonstration of Superjunction MOSFET with Low-Barrier NPN Transistor for Low Reverse Recovery Charge

Tongyang Wang¹, Zehong Li^{1,2}, Xuan Wang^{1,2}, Ziming Xia¹, Yige Zheng¹, Zhaoqing Jin¹, Min Ren¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Chongqing Institute of Microelectronics Industry Technology, University of Electronic Science and Technology of China, China

C4P-B.3 Novel Gate-Controlled Soft Turn-Off Technique for Short-Circuit Protection in Double-Gate IGBTs

Teruyuki Ohashi¹, He Du¹, Satoshi Yoshida¹, Keigo Arita¹, Yusuke Hayashi¹, Tomoko Matsudai², Yusuke Kobayashi¹

¹Corporate Laboratory, Toshiba Corporation, Japan; ²Advanced Semiconductor Device Development Center, Toshiba Electronic Devices & Storage Corporation, Japan

C4P-B.4 Deep Split-Dummy-Active CSTBT™ Enabling Simultaneous VCE(sat) and EON Reduction

Reona Furukawa¹, Kazuya Konishi², Takashi Fujimoto¹, Fumihito Masuoka¹

¹Power Device Works, Mitsubishi Electric Corporation, Japan; ²Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan

C4P-B.5 Multi-Gate Control for Conduction Loss Reduction via Transient Built-in Voltage Bypass in IGBT

Takato Yamamoto¹, Yusuke Kobayashi¹, Tomoko Matsudai², Ryohei Gejo², Kota Kato², Tatsunori Sakano¹, Teruyuki Ohashi¹, Munetoshi Fukui³, Takuya Saraya³, Kazuo Itou³,

Toshihiko Takakura³, Shinichi Suzuki³, Toshiro Hiramoto³
¹Toshiba Corporation, Japan; ²Toshiba Electronic Devices & Storage Corporation, Japan; ³University of Tokyo, Japan

C4P-B.6 In-Situ Characterization Method for Current Distribution in Press-Pack IGCT Based on Active Avalanche Mechanism

Fucheng Liu^{1,2}, Jiapeng Liu¹, Songwei Li², Jiabin Wang¹, Chunpin Ren¹, Xiaozhao Li², Hui Liu², Xiaoguang Wei², Jinpeng Wu^{1,2}

¹Department of Electrical Engineering, Tsinghua University, China; ²Next Generation Power System Research Center, Huairou Laboratory, China

C4P-B.7 A Device-Capacitance-Controlled LC Oscillation Suppression in Split-Gate CSTBT™ Based on Barkhausen Stability Analysis

Kazuki Nishida¹, Naoki Ikeda¹, Kosuke Sakaguchi¹,
Ryosuke Kobayashi¹, Kazuya Konishi², Rei Yoneyama¹
¹*Power Device Works, Mitsubishi Electric Corporation, Japan;* ²*Advanced Technology R&D Center, Mitsubishi Electric Corporation, Japan*

C4P-B.8 Experimental Demonstration of Reduced Bulk Field Mechanism in 800 V LDMOS via a Novel Deep-Trench Sidewall Protection Implantation Technology

Jian Xu¹, Teng Liu^{1,2}, Yueyu Zhang¹, Zhenyan Liu¹,
Yiduo Xie¹, Longhui Lin¹, Qiaofeng Lin¹, Yongsheng Sun³,
Hao Fang³, Xiaofeng Lai¹, Jiawei Wang¹, Hao Wang²,
Ting Wang², Ziao Zhang², Nailong He², Sen Zhang²,
Wentong Zhang¹, Bo Zhang¹
¹*State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China;* ²*Technology Development Department, CSMC Technologies Corporation, China;* ³*Wuxi China Resources Microelectronics Co., Ltd., China*

C4P-C SiC-P1: SiC Devices (Poster Session)

Time: 15:30-17:00

Location: Poster

Chair(s): Ayanori Gatto, *Mitsubishi Electric*
Takaaki Tominaga, *Mitsubishi Electric*

C4P-C.1 Temperature-Dependent ESD Robustness in Micrometer 4H-SiC CMOS Technology

Pengyu Lai, Hui Wang, Kevin Chen, H. Alan Mantooth,
Zhong Chen
University of Arkansas, United States

C4P-C.2 Bipolar Pre-Injection Phenomenon at Anomalously Low Anode Voltage in 4H-SiC RC-IGBT

Haizhao Zhi, Sirui Feng, Ling Li, Xinpeng Lin, Ying Dai,
Yiling Li, Xinyue Dai, Xiaoping Wang, Yuxi Wan
Shenzhen Pinghu Laboratory, China

C4P-C.3 Parasitic BJT Activation and Punch-Through Mechanisms in a Hybrid-Drain Embedded SiC JFET

Haizhao Zhi, Sirui Feng, Ying Dai, Xinpeng Lin, Ling Li,
Yiling Li, Xinyue Dai, Xiaoping Wang, Yuxi Wan
Shenzhen Pinghu Laboratory, China

- C4P-C.4 Impact of Carbon Cap Defects on the Reliability of Automotive 1.2 kV SiC MOSFETs**
Jinying Yu, Jingjing Cui, Jie Deng, Baocheng Yuan
Li Auto Inc., China
- C4P-C.5 Demonstration of a Monolithically Integrated SiC Double-RESURF MOSFET Half-Bridge**
Junze Li¹, Qing Guo¹, Jiazeng Ren¹, Zijian Hu¹, Jingkai Lin¹, Genyuan Yang¹, Zhen Zhang¹, Jiangbin Wan¹, Hai Lin², Hengyu Wang¹, Na Ren¹, Kuang Sheng¹
¹*College of Electrical Engineering, Zhejiang Key Laboratory of Advanced Micro-nano Transducers Technology, Zhejiang Univ., China;* ²*Shaoxing Institute of Zhejiang Univ., China*
- C4P-C.6 Reliability of SiC SBD Edge Terminations Under HV-H3TRB and Thermal Cycling Tests**
Kouta Abe, Hiroshi Yano, Noriyuki Iwamuro
University of Tsukuba, Japan
- C4P-C.7 On the Impact of Gate Switching Instability in Switching Performance for SiC Trench MOSFETs**
Jaume Roig¹, Rishi Krishna², Agnimitra Saha², Sotirios Maslougkas², Nikolas Masnicak³, Tanuj Saxena⁴
¹*onsemi, Belgium;* ²*onsemi, Sweden;* ³*onsemi, Czechia;* ⁴*onsemi, United States*
- C4P-C.8 Experimental Study on Reverse Conduction FinFET with Integrated Junctionless Diode**
Kaiwei Dai¹, Yuxi Wei¹, Chaoyu Gong¹, Jialei Tan¹, Jie Wei¹, Bo Zhang¹, Xiaorong Luo^{1,2}
¹*State Key Laboratory of Electronic Thin Films and Integrated Devices, Engineering Research Center of Advanced Power and RF Devices and Integration of Ministry of Education, University of Electronic Science and Technology of China, China;* ²*School of Communication Engineering (School of Microelectronics), Chengdu University of Information Technology, China*
- C4P-C.9 A Novel 4H-SiC Trench MOSFET with Self-Adaptive Potential P-Shield for Excellent Trade-Off Between Conduction Loss and Robustness**
Xiangrui Fan¹, Haozhu Pei¹, Jing He¹, Zitao Lin¹, Jiameng Sun², Yiren Yu¹, Yu Tian¹, Junhou Cao¹, Zhaoxiang Wei¹, Qian Wang², Long Zhang¹, Jiaying Wei¹, Siyang Liu¹, Weifeng Sun¹
¹*National ASIC System Engineering Research Center, School of Integrated Circuits, Southeast University, China;* ²*Yangjie Electronic Technology Company Ltd., China*

- C4P-C.10 Design Constraints for a Si/SiC Fusion Switch with Realistic Boundary Conditions**
M.S. Weidl, F. Wolter, T. Reiter, C. Ouvrard, A. Philippou, N.M. Muenzer, M. Niendorf, W. Jakobi
Infineon Technologies AG, Germany
- C4P-C.11 SiC MOSFET with Two Embedded Series-Opposed Polysilicon Diodes for Improved Short-Circuit Capability**
Yijiang Liu, Ruifeng Yue, Xiaosen Liu, Yan Wang
Tsinghua University, China
- C4P-C.12 High Performance Monolithic Integration of 20 V CMOS Gate Driver and 1.7 kV JBSFET on 4H-SiC**
Yu-Chin Ting¹, Quan-Han Chen¹, Ming-Han Wang¹, Chia-Lung Hung², Yi-Kai Hsiao², Bing Yue Tsui¹
¹*Institute of Electronics, National Yang Ming Chiao Tung University, Taiwan;* ²*Hon Hai Research Institute, Taiwan*
- C4P-C.13 Thermal Management of Parallel SiC MOSFETs Using Time-Domain Gate Resistance Modulation**
Yuchu Ge¹, Xiangyu Teng¹, Xin Ming², Wei Jia Zhang¹
¹*Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, China;* ²*State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China*
- C4P-C.14 Distributed Model for Capacitance-Based Extraction of Channel and Drift Resistance in SiC MOSFETs**
Tanuj Saxena¹, Rishi Krishna², Jaume Roig³
¹*onsemi, United States;* ²*onsemi, Sweden;* ³*onsemi, Belgium*
- C4P-C.15 A Behavioral Model for Pulse Generator Based on Series-Connected SiC DSRDs**
Ziwen Chen, Yuxiao Yang, Yao Yang, Ruize Sun, Wanjun Chen, Bo Zhang
University of Electronic Science and Tech. of China, China
- C4P-C.16 Performance Comparison of Standalone 4H-SiC JFETs and Cascode Devices at Cryogenic Temperature**
Yiren Yu, Ziyang Miao, Jiaxin Zhai, Jiayi Shen, Xiangrui Fan, Yu Tian, Zhaoxu Song, Jiaxing Wei, Siyang Liu, Weifeng Sun
National ASIC System Engineering Research Center, Southeast University, China

C4P-C.17 Bipolar Behavior of SiC MOSFETs with

Charge-Balance-Assisted Structures

Yuhan Duan^{1,2}, Liming Che^{1,2}, Botao Sun³, Yuanlan Zhang³,
Pan Liu^{1,2}, Guangyin Lei¹, Min Li¹, Qingchun Jon Zhang¹

¹College of Intelligent Robotics and Advanced
Manufacturing, Fudan University, China; ²Research Institute
of Fudan University in Ningbo, China; ³SiChain
Semiconductors (Ningbo) Co., Ltd., China

C4P-D SiC-P2: SiC Devices (Poster Session)

Time: 15:30-17:00

Location: Poster

Chair(s): Ayanori Gatto, *Mitsubishi Electric*
Fisher Craig, *Vishay*

C4P-D.1 A Coupled-Charge Driven Reverse-Recovery SPICE Model for SiC MOSFETs Considering Quasi-Floating Channel Effects

Fu-Jen Hsu^{1,2}, Ting-Fu Chang¹, Hsiang-Ting Hung¹,
Chung-Ju Yu¹, Chih-Fang Huang², Cheng-Tyng Yen¹

¹Fast SiC Semiconductor Incorporated, Taiwan;

²National Tsing Hua University, Taiwan

C4P-D.2 Geometry Scalable SPICE Modeling of 4H-SiC CMOS for Integrated Circuit Design

Shuqiang Chen¹, Yong Gu¹, Mengyao Zhao¹, Yu Huang²,
Runhua Huang², Song Bai², Jie Ma¹, Weifeng Sun¹, Long Zhang¹

¹National ASIC System Engineering Research Center, School
of Integrated Circuits, Southeast University, China; ²Nanjing
Electronic Device Institute, China

C4P-D.3 A New 1200V SiC Trench MOSFET with Shallow Trench and High-Energy Deep P⁺ Implantation for Enhanced Gate Oxide Electric Field Shielding

Moufu Kong¹, Zhaoyu Ai¹, Hongfei Deng¹, Qizhi Feng¹,
Mingliang Yang¹, Xuebing Yin², Bingke Zhang³

¹State Key Laboratory of Electronic Thin Films and Integrated
Devices of China, University of Electronic Science and
Technology of China, China; ²Hubei Jiufengshan Laboratory,
China; ³Leshan Share Electronic Co., Ltd., China

C4P-D.4 Negative Temperature Dependence of Reverse-Recovery Overshoot Voltage in LDG-FS SiC MOSFET Body Diodes

Qiming He, Zhong Lan, JianJie Xiao, Wei Liu, Cheng Liu,
Huijie Zhang, Ling Li, Rongyu Xue, Qijun Liu, Guan Song,
Pengxiang Wang, Yafei Wang, Yao Yao, Chengzhan Li,
Qiang Xiao, Haihui Luo

Zhuzhou CRRC Times Electric Co., Ltd., China

- C4P-D.5 Design and Fabrication of 1 cm² Chip Size, 20kV Rated SiC MOSFETs on 200 mm SiC Wafer**
 Yun Xia¹, Gang Chen¹, Wei Liu¹, Yitian Jiang¹, Ying Dai¹,
 Lei Song², Jinliang He², Zheqian Chen², Bo Liao²,
 Chiteng Deng², Haifeng Hou², Rongxin Du¹, Jinghan Xu¹,
 Jiamin Tian¹, Xiong Yang¹, Yuxi Wan¹
¹*Shenzhen Pinghu Laboratory, China;* ²*Shenzhen Pengjin High-Tech Co., Ltd., China*
- C4P-D.6 Dynamic-Thermal Stress: A Critical Factor in Automotive SiC MOSFET Reliability and Lifetime Prediction**
 Jihong Zhu, Jingjing Cui, Jinying Yu, Baocheng Yuan
Li Auto Inc., China
- C4P-D.7 First Investigation of Output Capacitance Loss in 4H-SiC Super-Junction Devices**
 Shuying Zhu¹, Hengyu Wang¹, Haoyuan Cheng¹, Yuhao Zhang²,
 Runze Xia¹, Chi Zhang¹, Zixuan Zheng¹, Kuang Sheng¹
¹*College of Electrical Engineering, Zhejiang University, China;* ²*Department of Electrical and Electronic Engineering, The University of Hong Kong, China*
- C4P-D.8 Characterization, Analysis, and Modeling of Quasi-Saturation in High-Voltage Superjunction 4H-SiC Power DMOSFETs**
 Zhaowen He¹, Collin Hitchcock², Stacey Kennerly²,
 Reza Ghandi², T. Paul Chow¹
¹*Rensselaer Polytechnic Institute, United States;* ²*GE Aerospace, United States*
- C4P-D.9 Influence of Interface Traps and Cell Design on Dynamic VSD Behaviour in Double-Trench SiC MOSFETs**
 Madhu Lakshman Mysore, Rahul-Vijaybhai Chavda,
 Maximilian Goller, Patrick Heimler, Thomas Basler
Chemnitz University of Technology, Germany
- C4P-D.10 Single-Event Effects and Leakage Mechanisms in ATG SiC MOSFETs Under Off-State Drain Bias and On-State Gate Bias**
 Yanjun Li¹, Manyi Ji², Lingxu Kong², Hongyi Xu³,
 Li Liu⁴, Jiupeng Wu¹, Na Ren²
¹*ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, China;* ²*College of Electrical Engineering, Zhejiang University, China;*
³*Silicon Magic Semiconductor Technology Co., Ltd., China;* ⁴*School of Engineering, Huzhou University, China*

C4P-D.11 Repetitive Avalanche Pulses of SiC Trench MOSFETs During First and Third Quadrant Operation

Sebnem Tuncay¹, Dethard Peters¹, Thomas Basler²

¹*Infineon Technologies AG, Germany;* ²*Chemnitz University of Technology, Germany*

C4P-D.12 Influence of JFET Region Design on the Repetitive Short-Circuit Ruggedness in Trench SiC MOSFETs

Katsuhisa Tanaka, Yuji Kusumoto, Masataka Yukumoto, Tsutomu Kiyosawa, Hiroshi Kono, Takuma Suzuki, Kenya Sano
Toshiba Electronic Devices & Storage Corporation, Japan

C4P-D.13 Surge Capability of 3.3 kV SBD-Embedded SiC MOSFETs and Impact of the SBD Layout

Zijian Hu^{1,2}, Yuanying Li¹, Hongyi Xu³, Jiupeng Wu², Junze Li¹, Chi Zhang¹, Liming Wei⁴, Shichao Jiang⁵, Youquan Zhang⁵, Wei Liu⁵, Lei Chen⁵, Na Ren^{1,2}

¹*College of Electrical Engineering, Zhejiang University, China;* ²*Institute of Advanced Semiconductors, ZJU-Hangzhou Global Scientific and Technological Innovation Center, China;* ³*Silicon Magic Semiconductor Technology Co., Ltd., China;* ⁴*Semichase Semiconductor Technology Co., Ltd., China;* ⁵*Hangzhou Firstack Technology Co., Ltd., China*

C4P-D.14 Impact of Cell Orientation on 1.2 kV 4H-SiC MOSFETs with Channeling Implanted Deep P-Well

Dinuth C.Y.B. Yapa Mudiyansele¹, Skylar Deboer¹, Stephen A. Mancini¹, Justin Lynch², Seung Yup Jang², Adam J. Morgan², Woongje Sung¹

¹*State University of New York at Albany, United States;* ²*NoMIS Power Corporation, United States*

C4P-D.15 Analytic Modeling and Transient Characterization of Fast-Recovering Gate Oxide Defects in SiC MOSFETs

Xu Li¹, Yaoxin Lin², Jian Chen¹, Haitao Liu³, Wensheng Song¹

¹*School of Integrated Circuit Science and Engineering, Southwest Jiaotong University, China;* ²*School of Electrical Engineering, Southwest Jiaotong University, China;* ³*CRRC Zhuzhou Electric Locomotive Research Institute Co., Ltd., China*

C4P-D.16 1.2 kV 3D Quasi-Planar Trench SiC MOSFET with P-Body Layer as Trench Protection

Mansha Kansal¹, Iulian Nistor², Kyrylo Melnyk³, Giuseppe Capasso¹, Alessandro Borghese¹, Michele Riccio¹, Arne Benjamin Renz³, Giovanni Breglio¹, Neophytos Lophitis⁴, Andrea Irace¹, Marina Antoniou³, Munaf Rahimo², Luca Maresca¹

¹*Department of Electrical Engineering and Information Technology, University of Naples Federico II, Italy;* ²*mqSemi AG, Switzerland;* ³*School of Engineering, University of Warwick, United Kingdom;* ⁴*Faculty of Engineering and Technology, Cyprus University of Technology, Cyprus*

C4P-D.17 Third-Quadrant Characteristic and Surge Current Behavior of SiC MOSFET at Different Conduction Modes

Xu Li¹, Xiaochuan Deng², Xuan Li², Jiahao Hu²,
Wensheng Song¹

¹Southwest Jiaotong University, China; ²University of Electronic Science and Technology of China, China

C4P-D.18 Novel Short-Circuit Failure Mechanisms of Trench SiC MOSFETs Suffering Total Ionizing Dose

Hanqing Zhao¹, Jiahao Hu¹, Jinggui Zhou¹, Ruizhe Sun²,
Yifan Wu³, Hanyi Zheng¹, Cheng Yang¹, Xuan Li¹,
Xiaochuan Deng¹, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Institute of Engineering Electronics, China Academy of Engineering Physics, China; ³Shanghai Belling Corp., Ltd., China

C4P-E PK-P: Packaging Technologies (Poster Session)

Time: 15:30-17:00

Location: Poster

Chair(s): Ayanori Gatto, Mitsubishi Electric
Takaaki Tominaga, Mitsubishi Electric

C4P-E.1 Detecting Asymmetries Within Multi-Chip SiC Power Modules by Means of the Kelvin Source

Jonas Müller¹, Hauke Lutzen¹, Torben Buchholz¹,
Jan-Hendrik Peters¹, Wataru Saito², Nando Kaminski¹

¹University of Bremen, Germany; ²Kyushu University, Japan

C4P-E.2 Development of the 500kVA/L Ultra-High Power Density Next-Generation SiC Inverter Unit

Yoshihiro Tateishi, Keita Suzuki, Satoharu Tanai,
Akira Kitamura, Tetsuo Endoh, Yoshikazu Takahashi
Tohoku University, Japan

C4P-F GaN-P2: GaN Devices (Poster Session)

Time: 15:30-17:00

Location: Poster

Chair(s): Ayanori Gatto, *Mitsubishi Electric*
Fisher Craig, *Vishay*

C4P-F.1 Design and Development of High-Current E-Mode GaN p-FET and Complementary Logic Circuits on UID-GaN/AlGaIn Platform

Xuanming Zhang^{1,2}, Yunsong Xu^{1,2}, Jiachen Duan^{1,2},
Haotian Ji^{1,2}, Jun Wen^{2,3}, Zhiwei Sun⁴, Zifeng Qu^{1,2},
Jiangmin Gu^{1,2}, Ye Liang^{1,2}, Ivona Mitrovic², Harm van
Zalinge², Jie Zhang^{2,3}, Xi Chen^{1,2}, Sen Huang⁵, Wen Liu^{1,2}
¹*School of Advanced Technology, Xi'an Jiaotong-Liverpool*
University, China; ²*Department of Electrical Engineering*
and Electronics, University of Liverpool, United Kingdom;
³*School of Chips, Xi'an Jiaotong-Liverpool University,*
China; ⁴*Suzhou Laboratory, China;* ⁵*Department of High-*
Frequency and High-Voltage Devices, University of Chinese
Academy of Sciences, China

C4P-F.2 Substrate Management for GaN Bi-Directional Switch Based on Charge Recycling of Slow Recovery Diode

Junjie Zhu¹, Zongjie Zhou¹, Juntong Chen¹, Ji Shu¹, Zheng Wu¹,
Tao Chen¹, Yuwei Wu¹, Yan Cheng¹, Yutao Geng¹,
Longge Deng¹, Yat Hon Ng¹, Gaoferi Tang²,
Qimeng Jiang², Kevin J. Chen¹
¹*Department of Electronic and Computer Engineering, The*
Hong Kong University of Science and Technology, China;
²*CloudSemi Technology Co., Ltd., China*

C4P-F.3 Achieving Robust Single-Event Irradiation Tolerance in 6-Inch E-Mode GaN-on-Sapphire HEMTs with a Thin AlN Buffer

Can Zou^{1,2}, Yan Ma¹, Yiteng Yu¹, Zhengxiang Tang¹,
Tianqi Wang³, Jianli Liu³, Zhengliang Zhang³, Zheng Zhang⁴,
Liuxing Dai⁵, Yuanyang Xia⁶, Leke Wu⁶, Yiheng Li⁶,
Tinggang Zhu⁶, Weizong Xu¹, Dunjun Chen¹, Rong Zhang¹,
Feng Zhou^{1,2}, Hai Lu¹
¹*School of Electronic Science and Engineering, Nanjing*
University, China; ²*Shenzhen Research Institute of Nanjing*
University, China; ³*Space Environment Simulation Research*
Infrastructure (SESRI), Harbin Institute of Technology,
China; ⁴*Department of Nuclear Physics, China Institute of*
Atomic Energy, China; ⁵*Gushi (Suzhou) Technology Co.,*
Ltd., China; ⁶*CorEnergy Semiconductor Co., Ltd., China*

- C4P-F.4 Drain Voltage Stress Timing Strategy Towards GaN HEMTs Dynamic RON Stability Mechanism**
 Zesen Chen¹, Zhengyu Chen¹, Ying Wang¹, Zhuoran Luo¹, Tian Luo¹, Wenkang Ji¹, Qianshu Wu¹, Tao Su¹, Yang Liu^{1,2}
¹*School of Electronics and Information Technology, Sun Yat-Sen University, China;* ²*Sun Yat-Sen University Shenzhen Research Institute, China*
- C4P-F.5 Visualizing the Internal Discharging Current in GaN Power HEMTs During Switching Transients**
 Yuan Meng¹, Chi Wang¹, Yang Dong¹, Junsong Jiang², Li Zhang³, Xi Tang², Shibing Long¹, Zheyang Zheng¹
¹*School of Microelectronics, University of Science and Technology of China, China;* ²*Institute of Physical Science and Information Technology, Anhui University, China;* ³*Silergy Corp., China*
- C4P-F.6 kV-Class Photoconductive Semiconductor Switches Using Mn-Doped Semi-Insulating GaN Bulk Crystals**
 Takuya Maeda¹, Chinwei Li¹, Ryosho Nakane¹, Kenji Iso²
¹*University of Tokyo, Japan;* ²*Mitsubishi Chemical Co., Japan*
- C4P-F.7 Frequency Dependence of p-GaN Gate Lifetime Evaluated Under Realistic Driver-Loop Stress**
 Sijiang Wu, Siyuan Ye, Zhiyong Liang, Shanshan Wang, Haohao Chen, Zhaojun Liu, Junmin Jiang, Mengyuan Hua
Southern University of Science and Technology, China
- C4P-F.8 3 kV, 982 MW/cm² Monolithic GaN Bidirectional Switch with Tunneling Layer Fin-Gate and Dual-Passivated p-GaN/Schottky Hybrid Drain**
 Yizhou Jiang^{1,2}, Huiqing Wen^{1,2}, Zifeng Qu^{1,2}, Hao Tian^{1,2}, Xuanming Zhang^{1,2}, Jiachen Duan^{1,2}, Wen Liu^{1,2}
¹*Xi'an Jiaotong-Liverpool University, China;* ²*University of Liverpool, United Kingdom*
- C4P-F.9 Investigation of the Gate Leakage Current of Schottky-Type p-GaN Gate HEMTs During SC-Events**
 Tim Egener, Christoph Schmickler, Jorge Perez, Martin Pfof
Technical University of Dortmund, Germany

- C4P-F.10 Ultra-Wide Bandgap Al_{0.85}Ga_{0.15}N/Al_{0.65}Ga_{0.35}N HEMTs with Baliga Figure of Merit > 0.5 GW/cm² Leveraging LPCVD SixNy Passivation and Field Plates**
 Aditya Varma¹, Seungheon Shin², Joseph McGlone², Patrick Darmawi-Iskandar¹, Hridibrata Pal¹, Zhongyunshen Zhu¹, Yinxuan Zhu², Tariq Jamil³, S.M Tazbiul Hasan³, Abdullah Al Mamun Mazumder³, Chandan Joishi⁴, James Fiorenza⁴, Siddharth Rajan², Asif Khan³, Tomás Palacios¹
¹*Microsystems Technology Laboratories, Massachusetts Institute of Technology, United States;* ²*Department of Electrical and Computer Engineering, The Ohio State University, United States;* ³*Department of Electrical Engineering, University of South Carolina, United States;* ⁴*Analog Devices Incorporated, United States*
- C4P-F.11 Gate/Drain Stress Interplay in Low-Voltage Schottky-Type p-GaN Gate HEMTs During Switching Operation**
 Longge Deng, Yuwei Wu, Juntong Chen, Tao Chen, Yan Cheng, Ji Shu, Zheng Wu, Yat Hon Ng, Kevin J. Chen
The Hong Kong University of Science and Technology, China
- C4P-F.12 Investigation of Field Plate Design and Gate Control Strategies for Monolithic Bidirectional GaN HEMTs in Vienna Rectifier Applications**
 Chun-Hao Lai, Wei-Ting Hsu, Vito Argono, Po-Yen Huang, Haoran Wang, Xi Jie Lim, Shawn S. H. Hsu, Roy K.-Y. Wong
National Tsing Hua University, Taiwan
- C4P-F.13 System-Level Evaluation of Dead-Time Loss Induced by Dynamic Threshold Voltage of GaN HEMTs**
 Yuwei Wu, Zhaotian Yan, Jiaheng He, Kevin J. Chen
The Hong Kong University of Science and Technology, China
- C4P-F.14 Demonstration of High Voltage (>1.7kV) GaN Negative-Capacitance Ferroelectric HEMTs Using HZO Gate Stack Achieving 47.89 mV/dec SS and Reduced ON-Resistance**
 Thi My Hanh Dao, Yu-An Chen, Hsien-Yang Liu, Tian-Li Wu
National Yang Ming Chiao Tung University, Taiwan
- C4P-F.15 γ-Ray Irradiation-Induced Dynamic RON Degradation in P-GaN Gate HEMT: Role of Surface Trapping**
 Chenyue Chu¹, Xuan Xie¹, Juntai Wang¹, Ziang Wang¹, Minze Wang¹, Hao Zhang¹, Xi Tang², Shibing Long¹, Shu Yang¹
¹*University of Science and Technology of China, China;* ²*Anhui University, China*

C4P-F.16 450 V/18 mΩ Radiation Hardened P-GaN Gate HEMT with Single-Event Hardness at 82 MeV·cm²/mg

Xuan Xie¹, Minze Wang¹, Ziang Wang¹, Zhi Wang¹,
Yawen Zhang¹, Qiuyi Tang¹, Chenyue Chu¹, Guangwei Xu¹,
Shibing Long¹, Bo Shen², Shu Yang¹

¹University of Science and Technology of China, China;

²Peking University, China

C4P-F.17 Monolithic Integration of E/D-Mode Power HEMTs and Self-Powered Circuits on a Standard GaN Platform

Fengping Lin¹, Gaofer Tang², Yao Chen¹, Zhiwen Dong²,
Hongfeng Chen¹, Junsong Jiang¹, Xiaoyu Liu¹, Chenyue Chu³,
Zhaofu Zhang⁴, Shu Yang³, Xi Tang¹

¹Institute of Physical Science and Information Technology,
Anhui University, China; ²CloudSemi Technology Company
Ltd., China; ³School of Microelectronics, University of
Science and Technology of China, China; ⁴School of
Integrated Circuits, Wuhan University, China

C4P-F.18 Revisiting the Avalanche Breakdown Criterion in High-Dislocation-Density GaN Power Devices

Zineng Yang¹, Yifan Wang², Hehe Gong¹, Jiaqi He³, Hang-
Ming Zhang¹, Kai Cheng³, Han Wang¹, Yuhao Zhang¹

¹Centre for Advanced Semiconductors and Integrated Circuits
and Dept. of Electrical and Computer Engineering, University
of Hong Kong, China; ²Center for Power Electronics Systems
(CPES), Virginia Polytechnic Institute and State University,
United States; ³Enkris Semiconductor, Inc., China

Thursday, May 28, 2026

D1L-A SiC-3: Beyond Conventional Device Structures

Time: 8:40-10:00

Location: Lecture

Chair(s): Rahul Potera, Alpha & Omega Semiconductor
Cheng-Tyng Yen, Fast SiC Semiconductor

8:40

D1L-A.1 Investigation of Different Layout Designs for 4H-SiC MOSFETs with an Integrated Channel Diode

Stephen A. Mancini¹, Dinuth C.Y.B. Yapa Mudiyansele¹,
Seung Yup Jang^{1,3}, Andrew Binder², Richard Floyd²,
Robert Kaplar², Jack Flicker², Stan Atcity², Justin Lynch¹,
Adam J. Morgan³, Woongje Sung¹

¹College of Nanotechnology Science and Engineering,
University at Albany, United States; ²Sandia National Labs,
United States; ³NoMIS Power Corp., United States

9:00

D1L-A.2 Smart 1.7 kV SiC Power ICs: Monolithic Integration of TCOX UMOSFETs and Tri-Gate CMOS

Chia-Lung Hung¹, Jing-Neng Yao², Yun-Ting Huang³,
Ho-Lin Kao³, Bing-Yue Tsui³, Tian-Li Wu³, Yi-Kai Hsiao¹,
Hao-Chung Kuo¹

¹Hon Hai Research Institute, Taiwan; ²Hon Young
Semiconductor Corporation, Taiwan; ³National Yang Ming
Chiao Tung University, Taiwan

9:20

D1L-A.3 An 850V Gate Driver Integrated 4H-SiC Planar MOSFET SiP with 560MW/cm² BFOM And 10MHz High-Speed Switching Capability

Fu-Jen Hsu^{1,2}, Hsiang-Ting Hung¹, Ting-Fu Chang¹,
Chung-Ju Yu¹, Chih-Fang Huang², Cheng-Tyng Yen¹

¹Fast SiC Semiconductor Incorporated, Taiwan; ²National
Tsing Hua University, Taiwan

9:40

D1L-A.4 Superior Third Quadrant Performance in Ultra Narrow 4H-SiC Vertical FinFETs

Q. Wang¹, N. Donato¹, F. Udrea¹, H. Alan Fujioka²,
T. Kumazawa², H. Tomita², M. Okuda², T. Nishiwaki²,
H. Fujiwara², T. Kimoto³

¹University of Cambridge, United Kingdom; ²MIRISE
Technologies Corporation, Japan; ³Kyoto University, Japan

D2L-A GaN-3: GaN Power Device Reliability and Systems

Time: 10:20-12:00

Location: Lecture

Chair(s): Kwang Young Ko, DB HiTek

Yasuhiro Uemoto, Infineon Technologies

10:20

D2L-A.1 Enhanced Gate Reliability and High Threshold Voltage p-GaN HEMT with p-NiO/p-GaN Heterojunction

Jinbing Wang¹, Maojun Wang¹, Pengfei Wang¹, Jin Wei¹,
Jinyan Wang¹, Xinyi Pei², Na Sun², Jiandong Ye²,
Xun Zhang³, Yuxia Feng³, Han Yang⁴, Bo Shen⁴

¹School of Integrated Circuits, Peking University, China;

²School of Electronic Science and Engineering, Nanjing

University, China; ³College of Microelectronics, Beijing

University of Technology, China; ⁴School of Physics, Peking
University, China

10:40

D2L-A.2 A Systematic Study of Total Ionizing Dose Effects on P-GaN Gate HEMTs Under Off-State Bias

Zhao Wang¹, Shuai Yuan¹, Shenghuai Liu¹, Ming Qiao^{1,2}, Bo Zhang¹

¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, China; ²Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, China

11:00

D2L-A.3 Under 10 Nanosecond Switching of 700V GaNFET Using a Chip-on-Board Optical Gate Drive

Khush Gohel, Hardik Chhabra, Yanwen Gu, Bowen Yang, Giri Venkataramanan, Chirag Gupta

University of Wisconsin-Madison, United States

11:20

D2L-A.4 Verification of Buck Converter via Optimized Monolithic Heterogeneous GaN/Si CMOS Process

Wenzhang Du¹, Xiaojun Fu³, Junfeng Yu¹, Chunlei Wu¹, David Wei Zhang¹, Hongping Ma⁴, Qingchun Zhang⁴, Chen Qian³, Guangsheng Zhang³, Hong Zhou⁵, Jincheng Zhang⁵, HaiOu Li⁶, Liang Li⁷, Yuan Wang⁸, Yue-Chan Kong⁸, Xiaotian Fei², Pengcheng Yu², Xiaofeng Gu², Linna Zhao², Wei Huang²

¹State Key Laboratory of Integrated Chips and Systems, Fudan University, China; ²School of Integrated Circuits, Jiangsu Provincial Key Laboratory of MEMS Sensors and ASIC Manufacturing Technology, Jiangnan University, China; ³National Key Laboratory of Integrated Circuits and Microsystems, China; ⁴School of Academy for Engineering & Technology, Fudan University, China; ⁵School of Microelectronics, Xidian University, China; ⁶Guilin University of Electronic Technology, China; ⁷School of Electronic Information Engineering, Suzhou Vocational University, China; ⁸Nanjing Electronic Devices Institute, China

11:40

D2L-A.5 Slew-Rate Control of Dmode GaN Switches: Theory and Application

G. Gupta¹, N. Singh¹, J. Choi¹, P. Lai², Y. Huang¹, A. Ekbote¹, R. Lal¹

¹Renesas Electronics America, United States;

²Renesas Electronics Hong Kong, China

D3L-A LVT-2: Low Voltage Vertical Devices

Time: 13:30-14:50

Location: Lecture

Chair(s): Xin Lin, *NXP Semiconductors*
Kwang Young Ko, *DB HiTek*

13:30

D3L-A.1 Power MOSFETs with Super Safe-Operating-Area

Mark Gajda, Ali Ghasemi, Hamza Patel

Nexperia B.V., United Kingdom

13:50

D3L-A.2 Super Q – A Revolution in Superjunction Technology

Phil Rutter, Haian Lin, Zia Hossain, David Jauregui

iDEAL Semiconductor Devices, Inc., United States

14:10

D3L-A.3 A Novel 40V High-Performance Lateral Power MOSFET Using a Charge-Coupled Trench Architecture

Stefano Zoino¹, Lia Masoero¹, Nicolas Pons¹,
Ibtihale Boufous¹, Filippo Privitera², Rosalia Germana¹,
Patrick Calenzo¹, Marina Ruggeri¹, Antonia Conte³,
Carlo Sportato³, Monica Petralia³, Guillaume Neyroz¹,
Philippe Bienvenu¹, Sylvain Coquel¹, Stephane Amat¹,
Julia Castellan¹, Antonio Calandra¹, Giuseppe Bonaventura¹,
Philippe Sirito-Olivier¹

¹*STMicroelectronics, Global Technology Research & Development, GTR&D VIPOWER R&D, France;*

²*STMicroelectronics, Global Technology Research & Development, GTR&D VIPOWER R&D, Italy;*

³*STMicroelectronics, Front-End Manufacturing, CATANIA 8 OPERATIONS, Italy*

14:30

D3L-A.4 Enhancing Split-Gate MOSFET Efficiency via Source Resistance and Layout Optimisation

Ali Ghasemi, Mark Gajda, Ian Stubbs

Nexperia B.V., United Kingdom

Closing Session

Thursday, May 28, 2026

Time: 14:50-15:20

Location: Lecture

Chair(s): David Sheridan, *Alpha & Omega Semiconductor*
Sameh Khalil, *Infineon*

PARTNERSHIP ORGANIZATIONS

PLATINUM SPONSORS



GOLD SPONSORS



SILVER SPONSORS



ALPHA & OMEGA
SEMICONDUCTOR

EXHIBITORS




LAM RESEARCH



CENTROTHERM



EXHIBITOR FLOOR MAP



Chairman's Pre-Function Hallway

Exhibitor	Booth #
Lam Research	101
Centrotherm	103
Sumitomo Heavy Industries	106
Visiontec	110
MPI Corporation	111
Integrated Technology Corporation, ITC	114
PN Junction	117
NTT Advanced Technology	118
Nissin Ion Equipment	119




**MITSUBISHI
ELECTRIC**

Changes for the Better

Powering Infrastructure Evolution

The high-voltage and
high-current segment



onsemi.



LEARN MORE
»»»»»»»»»»



EliteSiC Superior Performance.
Exceptional Quality.



13-17, June TICC, Taipei, Taiwan

2027 IEEE International Symposium on Power Semiconductor Devices and ICs

The 39th International Symposium on Power Semiconductor Devices and ICs

ISPSD is the premier forum for technical discussions in all areas of power semiconductor devices and power integrated circuits, including but not limited to device physics, modeling, design, fabrication, materials, packaging and integration, device reliability, and device/circuit interactions.

ISPSD 2027 will be held in Taipei, Taiwan at the Taipei International Convention Center (TICC).

As an international city, Taipei provides an environment that brings together technology, culture, and nature.

Conference Submission Tracks:

- **High Voltage Devices (HV):** High voltage silicon based discrete devices ($>200\text{V}$) such as SJ-MOSFETs, IGBTs, thyristors and pn-diodes
- **Low Voltage Devices and Power IC Device Technology (LVT):** Low voltage silicon based discrete power devices ($\leq 200\text{V}$) and devices for power ICs of all voltage ranges
- **Power IC Design (ICD):** Circuit design and demonstration using power IC technology platform
- **GaN and Compound Materials:** GaN and nitride-based compound materials (e.g., AlN) based power devices, technology and integration, materials, and processing
- **SiC and Other Materials (SiC):** SiC and other material (e.g., Ga_2O_3 , diamond) based power devices, technology and integration, materials, and processing
- **Module and Packaging Technologies (PK):** System integration in package module and package technology for discrete power devices and power ICs

Abstract Submission

Prospective authors should visit the ISPSD 2027 website: <https://www.ispsd2027.com>

• Important Dates:

Dec 16, 2026: 4-page full paper submission

Jan 29, 2027: Author notification

Feb 19, 2027: Final submission deadline for final paper and copyright filing

Please note: A 4-page full paper submission is required. There will be no late news session.

• Template:

<https://www.ieee.org/conferences/publishing/templates.html>

Paper length: Maximum 4 pages

Paper size: US Letter

File format: Adobe PDF (.pdf)

• General Chair:

Dr. Tom Tsai

Taiwan Semiconductor Manufacturing Company

Email: jltsay@tsmc.com

• Technical Program Chair:

Dr. Sang Gi Lee

DB HiTek

Email: sanggi.lee@dbhitek.com

